2017-12-21 07:45:38 +08:00
|
|
|
/*
|
2018-11-28 22:32:13 +08:00
|
|
|
* Copyright (C) 2017-2019 Intel Corporation
|
2017-12-21 07:45:38 +08:00
|
|
|
*
|
2018-09-18 15:11:08 +08:00
|
|
|
* SPDX-License-Identifier: MIT
|
2017-12-21 07:45:38 +08:00
|
|
|
*
|
|
|
|
*/
|
2018-09-18 15:11:08 +08:00
|
|
|
|
2017-12-21 07:45:38 +08:00
|
|
|
#pragma once
|
2018-10-31 16:51:31 +08:00
|
|
|
#include "CL/cl.h"
|
2017-12-21 07:45:38 +08:00
|
|
|
|
2018-10-31 16:51:31 +08:00
|
|
|
/**********************************
|
|
|
|
* Internal only queue properties *
|
|
|
|
**********************************/
|
2017-12-21 07:45:38 +08:00
|
|
|
// Intel evaluation now. Remove it after approval for public release
|
|
|
|
#define CL_DEVICE_DRIVER_VERSION_INTEL 0x10010
|
|
|
|
|
|
|
|
#define CL_DEVICE_DRIVER_VERSION_INTEL_NEO1 0x454E4831 // Driver version is ENH1
|
|
|
|
|
2018-10-31 16:51:31 +08:00
|
|
|
/*********************************
|
|
|
|
* cl_intel_debug_info extension *
|
|
|
|
*********************************/
|
2017-12-21 07:45:38 +08:00
|
|
|
#define cl_intel_debug_info 1
|
|
|
|
|
|
|
|
// New queries for clGetProgramInfo:
|
|
|
|
#define CL_PROGRAM_DEBUG_INFO_INTEL 0x4100
|
|
|
|
#define CL_PROGRAM_DEBUG_INFO_SIZES_INTEL 0x4101
|
|
|
|
|
|
|
|
// New queries for clGetKernelInfo:
|
|
|
|
#define CL_KERNEL_BINARY_PROGRAM_INTEL 0x407D
|
|
|
|
#define CL_KERNEL_BINARIES_INTEL 0x4102
|
|
|
|
#define CL_KERNEL_BINARY_SIZES_INTEL 0x4103
|
2019-03-26 16:41:21 +08:00
|
|
|
#define CL_KERNEL_BINARY_GPU_ADDRESS_INTEL 0x10010
|
2018-02-27 17:33:10 +08:00
|
|
|
|
2018-10-31 16:51:31 +08:00
|
|
|
/********************************************
|
|
|
|
* event properties for performance counter *
|
|
|
|
********************************************/
|
2018-02-27 17:33:10 +08:00
|
|
|
/* performance counter */
|
|
|
|
#define CL_PROFILING_COMMAND_PERFCOUNTERS_INTEL 0x407F
|
2018-10-31 16:51:31 +08:00
|
|
|
|
|
|
|
/**************************
|
|
|
|
* Internal only cl types *
|
|
|
|
**************************/
|
|
|
|
|
|
|
|
using cl_mem_properties_intel = cl_bitfield;
|
|
|
|
using cl_mem_flags_intel = cl_mem_flags;
|
2019-06-18 00:53:20 +08:00
|
|
|
using cl_mem_info_intel = cl_uint;
|
|
|
|
using cl_mem_advice_intel = cl_uint;
|
|
|
|
using cl_unified_shared_memory_type_intel = cl_uint;
|
2019-06-25 20:28:25 +08:00
|
|
|
using cl_unified_shared_memory_capabilities_intel = cl_bitfield;
|
2018-10-31 16:51:31 +08:00
|
|
|
|
|
|
|
/******************************
|
|
|
|
* Internal only cl_mem_flags *
|
|
|
|
******************************/
|
|
|
|
|
|
|
|
#define CL_MEM_FLAGS_INTEL 0x10001
|
2019-01-09 19:56:38 +08:00
|
|
|
#define CL_MEM_LOCALLY_UNCACHED_RESOURCE (1 << 18)
|
2018-11-28 22:32:13 +08:00
|
|
|
|
|
|
|
// Used with clEnqueueVerifyMemory
|
|
|
|
#define CL_MEM_COMPARE_EQUAL 0u
|
|
|
|
#define CL_MEM_COMPARE_NOT_EQUAL 1u
|
2019-01-08 15:36:42 +08:00
|
|
|
|
2019-04-29 13:58:14 +08:00
|
|
|
#define CL_MEM_FORCE_LINEAR_STORAGE_INTEL (1 << 19)
|
2019-01-08 15:36:42 +08:00
|
|
|
#define CL_MEM_FORCE_SHARED_PHYSICAL_MEMORY_INTEL (1 << 20)
|
2019-06-03 16:22:59 +08:00
|
|
|
|
|
|
|
#define CL_MEM_ALLOCATION_HANDLE_INTEL 0x10050
|
2019-06-13 21:49:35 +08:00
|
|
|
|
|
|
|
/******************************
|
|
|
|
* UNIFIED MEMORY *
|
|
|
|
*******************************/
|
|
|
|
|
2019-07-01 16:44:02 +08:00
|
|
|
#define CL_KERNEL_EXEC_INFO_INDIRECT_HOST_ACCESS_INTEL 0x41A0
|
|
|
|
#define CL_KERNEL_EXEC_INFO_INDIRECT_DEVICE_ACCESS_INTEL 0x41A1
|
|
|
|
#define CL_KERNEL_EXEC_INFO_INDIRECT_SHARED_ACCESS_INTEL 0x41A2
|
|
|
|
#define CL_KERNEL_EXEC_INFO_USM_PTRS_INTEL 0x41A3
|
2019-06-25 20:28:25 +08:00
|
|
|
|
|
|
|
// New queries for clGetDeviceInfo:
|
2019-07-01 16:44:02 +08:00
|
|
|
#define CL_DEVICE_HOST_MEM_CAPABILITIES_INTEL 0x4190
|
|
|
|
#define CL_DEVICE_DEVICE_MEM_CAPABILITIES_INTEL 0x4191
|
|
|
|
#define CL_DEVICE_SINGLE_DEVICE_SHARED_MEM_CAPABILITIES_INTEL 0x4192
|
|
|
|
#define CL_DEVICE_CROSS_DEVICE_SHARED_MEM_CAPABILITIES_INTEL 0x4193
|
|
|
|
#define CL_DEVICE_SHARED_SYSTEM_MEM_CAPABILITIES_INTEL 0x4194
|
|
|
|
|
|
|
|
#define CL_MEM_ALLOC_TYPE_INTEL 0x419A
|
|
|
|
#define CL_MEM_ALLOC_BASE_PTR_INTEL 0x419B
|
|
|
|
#define CL_MEM_ALLOC_SIZE_INTEL 0x419C
|
|
|
|
|
|
|
|
#define CL_MEM_TYPE_UNKNOWN_INTEL 0x4196
|
|
|
|
#define CL_MEM_TYPE_HOST_INTEL 0x4197
|
|
|
|
#define CL_MEM_TYPE_DEVICE_INTEL 0x4198
|
|
|
|
#define CL_MEM_TYPE_SHARED_INTEL 0x4199
|