2017-12-21 07:45:38 +08:00
|
|
|
/*
|
2021-05-17 02:51:16 +08:00
|
|
|
* Copyright (C) 2020-2021 Intel Corporation
|
2017-12-21 07:45:38 +08:00
|
|
|
*
|
2018-09-18 15:11:08 +08:00
|
|
|
* SPDX-License-Identifier: MIT
|
2017-12-21 07:45:38 +08:00
|
|
|
*
|
|
|
|
*/
|
|
|
|
|
|
|
|
#pragma once
|
|
|
|
#ifdef SUPPORT_GEN8
|
2020-03-03 18:59:49 +08:00
|
|
|
#include "shared/source/gen8/reg_configs.h"
|
2017-12-21 07:45:38 +08:00
|
|
|
#endif
|
|
|
|
#ifdef SUPPORT_GEN9
|
2020-03-03 18:59:49 +08:00
|
|
|
#include "shared/source/gen9/reg_configs.h"
|
2017-12-21 07:45:38 +08:00
|
|
|
#endif
|
2019-01-10 22:36:57 +08:00
|
|
|
#ifdef SUPPORT_GEN11
|
2020-03-03 18:59:49 +08:00
|
|
|
#include "shared/source/gen11/reg_configs.h"
|
2019-01-10 22:36:57 +08:00
|
|
|
#endif
|
2019-09-19 01:32:33 +08:00
|
|
|
#ifdef SUPPORT_GEN12LP
|
2020-03-03 18:59:49 +08:00
|
|
|
#include "shared/source/gen12lp/reg_configs.h"
|
2019-09-19 01:32:33 +08:00
|
|
|
#endif
|
2018-07-04 21:50:43 +08:00
|
|
|
#include <cstdint>
|
|
|
|
|
2019-03-26 18:59:46 +08:00
|
|
|
namespace NEO {
|
2018-04-06 19:48:49 +08:00
|
|
|
namespace RowChickenReg4 {
|
|
|
|
const uint32_t address = 0xE48C;
|
|
|
|
const uint32_t regDataForArbitrationPolicy[3] = {
|
|
|
|
0xC0000, // Age Based
|
|
|
|
0xC0004, // Round Robin
|
|
|
|
0xC0008, // Round Robin after dependency
|
|
|
|
};
|
|
|
|
} // namespace RowChickenReg4
|
|
|
|
namespace FfSliceCsChknReg2 {
|
|
|
|
constexpr uint32_t address = 0x20E4;
|
|
|
|
|
|
|
|
constexpr uint32_t regUpdate = (1 << 5);
|
|
|
|
constexpr uint32_t maskShift = 16;
|
|
|
|
constexpr uint32_t maskUpdate = regUpdate << maskShift;
|
|
|
|
|
|
|
|
constexpr uint32_t regVal = regUpdate | maskUpdate;
|
|
|
|
|
|
|
|
} // namespace FfSliceCsChknReg2
|
2019-03-26 18:59:46 +08:00
|
|
|
} // namespace NEO
|