2017-12-21 07:45:38 +08:00
|
|
|
/*
|
2020-01-23 18:57:37 +08:00
|
|
|
* Copyright (C) 2017-2020 Intel Corporation
|
2017-12-21 07:45:38 +08:00
|
|
|
*
|
2018-09-18 15:11:08 +08:00
|
|
|
* SPDX-License-Identifier: MIT
|
2017-12-21 07:45:38 +08:00
|
|
|
*
|
|
|
|
*/
|
|
|
|
|
2020-02-24 01:46:50 +08:00
|
|
|
#include "command_stream/csr_definitions.h"
|
|
|
|
#include "helpers/preamble_bdw_plus.inl"
|
2017-12-21 07:45:38 +08:00
|
|
|
|
2019-03-26 18:59:46 +08:00
|
|
|
namespace NEO {
|
2017-12-21 07:45:38 +08:00
|
|
|
|
|
|
|
template <>
|
|
|
|
uint32_t PreambleHelper<SKLFamily>::getL3Config(const HardwareInfo &hwInfo, bool useSLM) {
|
|
|
|
uint32_t l3Config = 0;
|
|
|
|
|
2019-05-08 22:00:24 +08:00
|
|
|
switch (hwInfo.platform.eProductFamily) {
|
2017-12-21 07:45:38 +08:00
|
|
|
case IGFX_SKYLAKE:
|
|
|
|
l3Config = getL3ConfigHelper<IGFX_SKYLAKE>(useSLM);
|
|
|
|
break;
|
|
|
|
case IGFX_BROXTON:
|
|
|
|
l3Config = getL3ConfigHelper<IGFX_BROXTON>(useSLM);
|
|
|
|
break;
|
|
|
|
default:
|
|
|
|
l3Config = getL3ConfigHelper<IGFX_SKYLAKE>(true);
|
|
|
|
}
|
|
|
|
return l3Config;
|
|
|
|
}
|
|
|
|
|
2019-08-06 05:57:15 +08:00
|
|
|
template <>
|
|
|
|
bool PreambleHelper<SKLFamily>::isL3Configurable(const HardwareInfo &hwInfo) {
|
|
|
|
return getL3Config(hwInfo, true) != getL3Config(hwInfo, false);
|
|
|
|
}
|
|
|
|
|
2017-12-21 07:45:38 +08:00
|
|
|
template <>
|
2019-08-19 21:01:00 +08:00
|
|
|
void PreambleHelper<SKLFamily>::programPipelineSelect(LinearStream *pCommandStream,
|
2019-09-10 22:13:11 +08:00
|
|
|
const PipelineSelectArgs &pipelineSelectArgs,
|
2019-08-19 21:01:00 +08:00
|
|
|
const HardwareInfo &hwInfo) {
|
|
|
|
|
2017-12-21 07:45:38 +08:00
|
|
|
typedef typename SKLFamily::PIPELINE_SELECT PIPELINE_SELECT;
|
|
|
|
|
|
|
|
auto pCmd = (PIPELINE_SELECT *)pCommandStream->getSpace(sizeof(PIPELINE_SELECT));
|
2019-01-18 00:10:12 +08:00
|
|
|
*pCmd = SKLFamily::cmdInitPipelineSelect;
|
2018-01-17 15:37:47 +08:00
|
|
|
|
|
|
|
auto mask = pipelineSelectEnablePipelineSelectMaskBits | pipelineSelectMediaSamplerDopClockGateMaskBits;
|
|
|
|
pCmd->setMaskBits(mask);
|
|
|
|
pCmd->setPipelineSelection(PIPELINE_SELECT::PIPELINE_SELECTION_GPGPU);
|
2019-09-10 22:13:11 +08:00
|
|
|
pCmd->setMediaSamplerDopClockGateEnable(!pipelineSelectArgs.mediaSamplerRequired);
|
2017-12-21 07:45:38 +08:00
|
|
|
}
|
|
|
|
|
|
|
|
template <>
|
2020-02-06 23:06:00 +08:00
|
|
|
void PreambleHelper<SKLFamily>::addPipeControlBeforeVfeCmd(LinearStream *pCommandStream, const HardwareInfo *hwInfo, aub_stream::EngineType engineType) {
|
2018-02-23 21:01:12 +08:00
|
|
|
auto pipeControl = pCommandStream->getSpaceForCmd<PIPE_CONTROL>();
|
2019-01-18 00:10:12 +08:00
|
|
|
*pipeControl = SKLFamily::cmdInitPipeControl;
|
2018-02-23 21:01:12 +08:00
|
|
|
pipeControl->setCommandStreamerStallEnable(true);
|
2019-05-08 22:00:24 +08:00
|
|
|
if (hwInfo->workaroundTable.waSendMIFLUSHBeforeVFE) {
|
2018-02-23 21:01:12 +08:00
|
|
|
pipeControl->setRenderTargetCacheFlushEnable(true);
|
|
|
|
pipeControl->setDepthCacheFlushEnable(true);
|
|
|
|
pipeControl->setDcFlushEnable(true);
|
2017-12-21 07:45:38 +08:00
|
|
|
}
|
|
|
|
}
|
|
|
|
|
2018-02-20 15:11:24 +08:00
|
|
|
template <>
|
|
|
|
uint32_t PreambleHelper<SKLFamily>::getDefaultThreadArbitrationPolicy() {
|
|
|
|
return ThreadArbitrationPolicy::RoundRobin;
|
2018-01-17 15:37:47 +08:00
|
|
|
}
|
2018-02-20 15:11:24 +08:00
|
|
|
|
|
|
|
template <>
|
|
|
|
void PreambleHelper<SKLFamily>::programThreadArbitration(LinearStream *pCommandStream, uint32_t requiredThreadArbitrationPolicy) {
|
|
|
|
UNRECOVERABLE_IF(requiredThreadArbitrationPolicy == ThreadArbitrationPolicy::NotPresent);
|
|
|
|
|
|
|
|
auto pipeControl = pCommandStream->getSpaceForCmd<PIPE_CONTROL>();
|
2019-01-18 00:10:12 +08:00
|
|
|
*pipeControl = SKLFamily::cmdInitPipeControl;
|
2018-02-20 15:11:24 +08:00
|
|
|
pipeControl->setCommandStreamerStallEnable(true);
|
|
|
|
|
|
|
|
auto pCmd = pCommandStream->getSpaceForCmd<MI_LOAD_REGISTER_IMM>();
|
2019-01-18 00:10:12 +08:00
|
|
|
*pCmd = SKLFamily::cmdInitLoadRegisterImm;
|
2018-02-20 15:11:24 +08:00
|
|
|
|
|
|
|
pCmd->setRegisterOffset(DebugControlReg2::address);
|
|
|
|
pCmd->setDataDword(DebugControlReg2::getRegData(requiredThreadArbitrationPolicy));
|
|
|
|
}
|
|
|
|
|
2018-04-20 19:55:54 +08:00
|
|
|
template <>
|
|
|
|
size_t PreambleHelper<SKLFamily>::getThreadArbitrationCommandsSize() {
|
|
|
|
return sizeof(MI_LOAD_REGISTER_IMM) + sizeof(PIPE_CONTROL);
|
|
|
|
}
|
|
|
|
|
2018-02-20 15:11:24 +08:00
|
|
|
template struct PreambleHelper<SKLFamily>;
|
2019-03-26 18:59:46 +08:00
|
|
|
} // namespace NEO
|