Media/compute-runtime
1
0
Fork 0
mirror of https://github.com/intel/compute-runtime.git synced 2025-11-15 10:14:56 +08:00
Code Issues Packages Projects Releases Wiki Activity

Remove ftrGT flags support

Browse Source 
Signed-off-by: Bartosz Dunajski <bartosz.dunajski@intel.com>
This commit is contained in:
Bartosz Dunajski
2022-01-27 11:41:22 +00:00
committed by Compute-Runtime-Automation
parent 07c75c2de3
commit 90d85bee55
11 changed files with 7 additions and 234 deletions
Download Patch File Download Diff File Expand all files Collapse all files

16
shared/source/sku_info/operations/windows/sku_info_receiver.h
View File

@@ -1,5 +1,5 @@
/*
* Copyright (C) 2018-2021 Intel Corporation
* Copyright (C) 2018-2022 Intel Corporation
*
* SPDX-License-Identifier: MIT
*
@@ -23,22 +23,8 @@ class SkuInfoReceiver {
RECEIVE_FTR(Desktop);
RECEIVE_FTR(ChannelSwizzlingXOREnabled);
RECEIVE_FTR(GtBigDie);
RECEIVE_FTR(GtMediumDie);
RECEIVE_FTR(GtSmallDie);
RECEIVE_FTR(GT1);
RECEIVE_FTR(GT1_5);
RECEIVE_FTR(GT2);
RECEIVE_FTR(GT2_5);
RECEIVE_FTR(GT3);
RECEIVE_FTR(GT4);
RECEIVE_FTR(IVBM0M1Platform);
RECEIVE_FTR(SGTPVSKUStrapPresent);
RECEIVE_FTR(GTA);
RECEIVE_FTR(GTC);
RECEIVE_FTR(GTX);
RECEIVE_FTR(5Slice);
RECEIVE_FTR(GpGpuMidBatchPreempt);

18
shared/source/sku_info/sku_info_base.h
View File

@@ -25,20 +25,8 @@ struct FeatureTableBase {
// DW0
uint32_t ftrDesktop : 1;
uint32_t ftrChannelSwizzlingXOREnabled : 1;
uint32_t ftrGtBigDie : 1;
uint32_t ftrGtMediumDie : 1;
uint32_t ftrGtSmallDie : 1;
uint32_t ftrGT1 : 1;
uint32_t ftrGT1_5 : 1;
uint32_t ftrGT2 : 1;
uint32_t ftrGT2_5 : 1;
uint32_t ftrGT3 : 1;
uint32_t ftrGT4 : 1;
uint32_t ftrIVBM0M1Platform : 1;
uint32_t ftrSGTPVSKUStrapPresent : 1;
uint32_t ftrGTA : 1;
uint32_t ftrGTC : 1;
uint32_t ftrGTX : 1;
uint32_t ftr5Slice : 1;
uint32_t ftrGpGpuMidBatchPreempt : 1;
uint32_t ftrGpGpuThreadGroupLevelPreempt : 1;
@@ -55,7 +43,6 @@ struct FeatureTableBase {
uint32_t ftr3dMidBatchPreempt : 1;
uint32_t ftr3dObjectLevelPreempt : 1;
uint32_t ftrPerCtxtPreemptionGranularityControl : 1;
// DW1
uint32_t ftrTileY : 1;
uint32_t ftrDisplayYTiling : 1;
uint32_t ftrTranslationTable : 1;
@@ -68,6 +55,7 @@ struct FeatureTableBase {
uint32_t ftrVcs2 : 1;
uint32_t ftrVEBOX : 1;
uint32_t ftrSingleVeboxSlice : 1;
// DW1
uint32_t ftrULT : 1;
uint32_t ftrLCIA : 1;
uint32_t ftrGttCacheInvalidation : 1;
@@ -88,7 +76,6 @@ struct FeatureTableBase {
uint32_t ftrSimulationMode : 1;
uint32_t ftrE2ECompression : 1;
uint32_t ftrLinearCCS : 1;
//DW2
uint32_t ftrCCSRing : 1;
uint32_t ftrCCSNode : 1;
uint32_t ftrRcsNode : 1;
@@ -100,14 +87,13 @@ struct FeatureTableBase {
uint32_t ftrPpgtt64KBWalkOptimization : 1;
uint32_t ftrUnified3DMediaCompressionFormats : 1;
uint32_t ftr57bGPUAddressing : 1;
uint32_t reserved : 21;
};
BcsInfoMask ftrBcsInfo = 1;
union {
Flags flags;
std::array<uint32_t, 3> packed = {};
std::array<uint32_t, 2> packed = {};
};
};