Reorganization directory structure [3/n]

Change-Id: If3dfa3f6007f8810a6a1ae1a4f0c7da38544648d
This commit is contained in:
kamdiedrich
2020-02-23 21:00:51 +01:00
committed by sys_ocldev
parent e177b4fc0f
commit e072275ae6
711 changed files with 94 additions and 94 deletions

View File

@ -0,0 +1,21 @@
#
# Copyright (C) 2019-2020 Intel Corporation
#
# SPDX-License-Identifier: MIT
#
set(NEO_CORE_SKU_INFO_BASE
${CMAKE_CURRENT_SOURCE_DIR}/CMakeLists.txt
${CMAKE_CURRENT_SOURCE_DIR}/sku_info_base.h
${CMAKE_CURRENT_SOURCE_DIR}/operations/sku_info_transfer.h
${CMAKE_CURRENT_SOURCE_DIR}/definitions${BRANCH_DIR_SUFFIX}/sku_info.h
${CMAKE_CURRENT_SOURCE_DIR}/operations${BRANCH_DIR_SUFFIX}/sku_info_transfer.cpp
)
set(NEO_CORE_SKU_INFO_WINDOWS
${CMAKE_CURRENT_SOURCE_DIR}/operations/windows/sku_info_receiver.h
${CMAKE_CURRENT_SOURCE_DIR}/operations/windows${BRANCH_DIR_SUFFIX}/sku_info_receiver.cpp
)
set_property(GLOBAL PROPERTY NEO_CORE_SKU_INFO_BASE ${NEO_CORE_SKU_INFO_BASE})
set_property(GLOBAL PROPERTY NEO_CORE_SKU_INFO_WINDOWS ${NEO_CORE_SKU_INFO_WINDOWS})

View File

@ -0,0 +1,15 @@
/*
* Copyright (C) 2018-2020 Intel Corporation
*
* SPDX-License-Identifier: MIT
*
*/
#pragma once
#include "sku_info/sku_info_base.h"
namespace NEO {
struct FeatureTable : FeatureTableBase {};
struct WorkaroundTable : WorkaroundTableBase {};
} // namespace NEO

View File

@ -0,0 +1,18 @@
/*
* Copyright (C) 2018-2020 Intel Corporation
*
* SPDX-License-Identifier: MIT
*
*/
#include "sku_info/operations/sku_info_transfer.h"
namespace NEO {
void SkuInfoTransfer::transferWaTableForGmm(_WA_TABLE *dstWaTable, const NEO::WorkaroundTable *srcWaTable) {
transferWaTableForGmmBase(dstWaTable, srcWaTable);
}
void SkuInfoTransfer::transferFtrTableForGmm(_SKU_FEATURE_TABLE *dstFtrTable, const NEO::FeatureTable *srcFtrTable) {
transferFtrTableForGmmBase(dstFtrTable, srcFtrTable);
}
} // namespace NEO

View File

@ -0,0 +1,65 @@
/*
* Copyright (C) 2018-2020 Intel Corporation
*
* SPDX-License-Identifier: MIT
*
*/
#pragma once
#include "gmm_helper/gmm_lib.h"
#include "sku_info/operations/sku_info_transfer.h"
#include "sku_info.h"
namespace NEO {
class SkuInfoTransfer {
public:
static void transferFtrTableForGmm(_SKU_FEATURE_TABLE *dstFtrTable, const FeatureTable *srcFtrTable);
static void transferWaTableForGmm(_WA_TABLE *dstWaTable, const WorkaroundTable *srcWaTable);
protected:
static void transferFtrTableForGmmBase(_SKU_FEATURE_TABLE *dstFtrTable, const NEO::FeatureTable *srcFtrTable) {
#define TRANSFER_FTR_TO_GMM(VAL_NAME) dstFtrTable->Ftr##VAL_NAME = srcFtrTable->ftr##VAL_NAME
TRANSFER_FTR_TO_GMM(StandardMipTailFormat);
TRANSFER_FTR_TO_GMM(ULT);
TRANSFER_FTR_TO_GMM(EDram);
TRANSFER_FTR_TO_GMM(FrameBufferLLC);
TRANSFER_FTR_TO_GMM(Crystalwell);
TRANSFER_FTR_TO_GMM(DisplayEngineS3d);
TRANSFER_FTR_TO_GMM(TileY);
TRANSFER_FTR_TO_GMM(DisplayYTiling);
TRANSFER_FTR_TO_GMM(Fbc);
TRANSFER_FTR_TO_GMM(VERing);
TRANSFER_FTR_TO_GMM(Vcs2);
TRANSFER_FTR_TO_GMM(LCIA);
TRANSFER_FTR_TO_GMM(IA32eGfxPTEs);
TRANSFER_FTR_TO_GMM(Wddm2GpuMmu);
TRANSFER_FTR_TO_GMM(Wddm2_1_64kbPages);
TRANSFER_FTR_TO_GMM(TranslationTable);
TRANSFER_FTR_TO_GMM(UserModeTranslationTable);
TRANSFER_FTR_TO_GMM(Wddm2Svm);
TRANSFER_FTR_TO_GMM(LLCBypass);
TRANSFER_FTR_TO_GMM(E2ECompression);
TRANSFER_FTR_TO_GMM(LinearCCS);
TRANSFER_FTR_TO_GMM(CCSRing);
TRANSFER_FTR_TO_GMM(CCSNode);
TRANSFER_FTR_TO_GMM(MemTypeMocsDeferPAT);
#undef TRANSFER_FTR_TO_GMM
}
static void transferWaTableForGmmBase(_WA_TABLE *dstWaTable, const NEO::WorkaroundTable *srcWaTable) {
#define TRANSFER_WA_TO_GMM(VAL_NAME) dstWaTable->Wa##VAL_NAME = srcWaTable->wa##VAL_NAME
TRANSFER_WA_TO_GMM(FbcLinearSurfaceStride);
TRANSFER_WA_TO_GMM(DisableEdramForDisplayRT);
TRANSFER_WA_TO_GMM(EncryptedEdramOnlyPartials);
TRANSFER_WA_TO_GMM(LosslessCompressionSurfaceStride);
TRANSFER_WA_TO_GMM(RestrictPitch128KB);
TRANSFER_WA_TO_GMM(AuxTable16KGranular);
TRANSFER_WA_TO_GMM(Limit128BMediaCompr);
TRANSFER_WA_TO_GMM(UntypedBufferCompression);
#undef TRANSFER_WA_TO_GMM
}
};
} // namespace NEO

View File

@ -0,0 +1,18 @@
/*
* Copyright (C) 2018-2020 Intel Corporation
*
* SPDX-License-Identifier: MIT
*
*/
#include "sku_info/operations/windows/sku_info_receiver.h"
namespace NEO {
void SkuInfoReceiver::receiveFtrTableFromAdapterInfo(FeatureTable *ftrTable, _ADAPTER_INFO *adapterInfo) {
receiveFtrTableFromAdapterInfoBase(ftrTable, adapterInfo);
}
void SkuInfoReceiver::receiveWaTableFromAdapterInfo(WorkaroundTable *workaroundTable, _ADAPTER_INFO *adapterInfo) {
receiveWaTableFromAdapterInfoBase(workaroundTable, adapterInfo);
}
} // namespace NEO

View File

@ -0,0 +1,137 @@
/*
* Copyright (C) 2018-2020 Intel Corporation
*
* SPDX-License-Identifier: MIT
*
*/
#pragma once
#include "os_interface/windows/windows_wrapper.h"
#include "sku_info.h"
#include "umKmInc/sharedata.h"
namespace NEO {
class SkuInfoReceiver {
public:
static void receiveFtrTableFromAdapterInfo(FeatureTable *ftrTable, _ADAPTER_INFO *adapterInfo);
static void receiveWaTableFromAdapterInfo(WorkaroundTable *workaroundTable, _ADAPTER_INFO *adapterInfo);
protected:
static void receiveFtrTableFromAdapterInfoBase(FeatureTable *ftrTable, _ADAPTER_INFO *adapterInfo) {
#define RECEIVE_FTR(VAL_NAME) ftrTable->ftr##VAL_NAME = adapterInfo->SkuTable.Ftr##VAL_NAME
RECEIVE_FTR(Desktop);
RECEIVE_FTR(ChannelSwizzlingXOREnabled);
RECEIVE_FTR(GtBigDie);
RECEIVE_FTR(GtMediumDie);
RECEIVE_FTR(GtSmallDie);
RECEIVE_FTR(GT1);
RECEIVE_FTR(GT1_5);
RECEIVE_FTR(GT2);
RECEIVE_FTR(GT2_5);
RECEIVE_FTR(GT3);
RECEIVE_FTR(GT4);
RECEIVE_FTR(IVBM0M1Platform);
RECEIVE_FTR(SGTPVSKUStrapPresent);
RECEIVE_FTR(GTA);
RECEIVE_FTR(GTC);
RECEIVE_FTR(GTX);
RECEIVE_FTR(5Slice);
RECEIVE_FTR(GpGpuMidBatchPreempt);
RECEIVE_FTR(GpGpuThreadGroupLevelPreempt);
RECEIVE_FTR(GpGpuMidThreadLevelPreempt);
RECEIVE_FTR(IoMmuPageFaulting);
RECEIVE_FTR(Wddm2Svm);
RECEIVE_FTR(PooledEuEnabled);
RECEIVE_FTR(ResourceStreamer);
RECEIVE_FTR(PPGTT);
RECEIVE_FTR(SVM);
RECEIVE_FTR(EDram);
RECEIVE_FTR(L3IACoherency);
RECEIVE_FTR(IA32eGfxPTEs);
RECEIVE_FTR(3dMidBatchPreempt);
RECEIVE_FTR(3dObjectLevelPreempt);
RECEIVE_FTR(PerCtxtPreemptionGranularityControl);
RECEIVE_FTR(TileY);
RECEIVE_FTR(DisplayYTiling);
RECEIVE_FTR(TranslationTable);
RECEIVE_FTR(UserModeTranslationTable);
RECEIVE_FTR(EnableGuC);
RECEIVE_FTR(Fbc);
RECEIVE_FTR(Fbc2AddressTranslation);
RECEIVE_FTR(FbcBlitterTracking);
RECEIVE_FTR(FbcCpuTracking);
RECEIVE_FTR(Vcs2);
RECEIVE_FTR(VEBOX);
RECEIVE_FTR(SingleVeboxSlice);
RECEIVE_FTR(ULT);
RECEIVE_FTR(LCIA);
RECEIVE_FTR(GttCacheInvalidation);
RECEIVE_FTR(TileMappedResource);
RECEIVE_FTR(AstcHdr2D);
RECEIVE_FTR(AstcLdr2D);
RECEIVE_FTR(StandardMipTailFormat);
RECEIVE_FTR(FrameBufferLLC);
RECEIVE_FTR(Crystalwell);
RECEIVE_FTR(LLCBypass);
RECEIVE_FTR(DisplayEngineS3d);
RECEIVE_FTR(VERing);
RECEIVE_FTR(Wddm2GpuMmu);
RECEIVE_FTR(Wddm2_1_64kbPages);
RECEIVE_FTR(KmdDaf);
RECEIVE_FTR(SimulationMode);
RECEIVE_FTR(E2ECompression);
RECEIVE_FTR(LinearCCS);
RECEIVE_FTR(CCSRing);
RECEIVE_FTR(CCSNode);
RECEIVE_FTR(MemTypeMocsDeferPAT);
#undef RECEIVE_FTR
}
static void receiveWaTableFromAdapterInfoBase(WorkaroundTable *workaroundTable, _ADAPTER_INFO *adapterInfo) {
#define RECEIVE_WA(VAL_NAME) workaroundTable->wa##VAL_NAME = adapterInfo->WaTable.Wa##VAL_NAME
RECEIVE_WA(DoNotUseMIReportPerfCount);
RECEIVE_WA(EnablePreemptionGranularityControlByUMD);
RECEIVE_WA(SendMIFLUSHBeforeVFE);
RECEIVE_WA(ReportPerfCountUseGlobalContextID);
RECEIVE_WA(DisableLSQCROPERFforOCL);
RECEIVE_WA(Msaa8xTileYDepthPitchAlignment);
RECEIVE_WA(LosslessCompressionSurfaceStride);
RECEIVE_WA(FbcLinearSurfaceStride);
RECEIVE_WA(4kAlignUVOffsetNV12LinearSurface);
RECEIVE_WA(EncryptedEdramOnlyPartials);
RECEIVE_WA(DisableEdramForDisplayRT);
RECEIVE_WA(ForcePcBbFullCfgRestore);
RECEIVE_WA(CompressedResourceRequiresConstVA21);
RECEIVE_WA(DisablePerCtxtPreemptionGranularityControl);
RECEIVE_WA(LLCCachingUnsupported);
RECEIVE_WA(UseVAlign16OnTileXYBpp816);
RECEIVE_WA(ModifyVFEStateAfterGPGPUPreemption);
RECEIVE_WA(CSRUncachable);
RECEIVE_WA(SamplerCacheFlushBetweenRedescribedSurfaceReads);
RECEIVE_WA(RestrictPitch128KB);
RECEIVE_WA(AuxTable16KGranular);
RECEIVE_WA(Limit128BMediaCompr);
RECEIVE_WA(UntypedBufferCompression);
RECEIVE_WA(DisableFusedThreadScheduling);
#undef RECEIVE_WA
}
};
} // namespace NEO

View File

@ -0,0 +1,122 @@
/*
* Copyright (C) 2018-2020 Intel Corporation
*
* SPDX-License-Identifier: MIT
*
*/
#pragma once
namespace NEO {
struct FeatureTableBase {
bool ftrDesktop = false;
bool ftrChannelSwizzlingXOREnabled = false;
bool ftrGtBigDie = false;
bool ftrGtMediumDie = false;
bool ftrGtSmallDie = false;
bool ftrGT1 = false;
bool ftrGT1_5 = false;
bool ftrGT2 = false;
bool ftrGT2_5 = false;
bool ftrGT3 = false;
bool ftrGT4 = false;
bool ftrIVBM0M1Platform = false;
bool ftrSGTPVSKUStrapPresent = false;
bool ftrGTA = false;
bool ftrGTC = false;
bool ftrGTX = false;
bool ftr5Slice = false;
bool ftrGpGpuMidBatchPreempt = false;
bool ftrGpGpuThreadGroupLevelPreempt = false;
bool ftrGpGpuMidThreadLevelPreempt = false;
bool ftrIoMmuPageFaulting = false;
bool ftrWddm2Svm = false;
bool ftrPooledEuEnabled = false;
bool ftrResourceStreamer = false;
bool ftrPPGTT = false;
bool ftrSVM = false;
bool ftrEDram = false;
bool ftrL3IACoherency = false;
bool ftrIA32eGfxPTEs = false;
bool ftr3dMidBatchPreempt = false;
bool ftr3dObjectLevelPreempt = false;
bool ftrPerCtxtPreemptionGranularityControl = false;
bool ftrTileY = false;
bool ftrDisplayYTiling = false;
bool ftrTranslationTable = false;
bool ftrUserModeTranslationTable = false;
bool ftrEnableGuC = false;
bool ftrFbc = false;
bool ftrFbc2AddressTranslation = false;
bool ftrFbcBlitterTracking = false;
bool ftrFbcCpuTracking = false;
bool ftrVcs2 = false;
bool ftrVEBOX = false;
bool ftrSingleVeboxSlice = false;
bool ftrULT = false;
bool ftrLCIA = false;
bool ftrGttCacheInvalidation = false;
bool ftrTileMappedResource = false;
bool ftrAstcHdr2D = false;
bool ftrAstcLdr2D = false;
bool ftrStandardMipTailFormat = false;
bool ftrFrameBufferLLC = false;
bool ftrCrystalwell = false;
bool ftrLLCBypass = false;
bool ftrDisplayEngineS3d = false;
bool ftrVERing = false;
bool ftrWddm2GpuMmu = false;
bool ftrWddm2_1_64kbPages = false;
bool ftrWddmHwQueues = false;
bool ftrMemTypeMocsDeferPAT = false;
bool ftrKmdDaf = false;
bool ftrSimulationMode = false;
bool ftrE2ECompression = false;
bool ftrLinearCCS = false;
bool ftrCCSRing = false;
bool ftrCCSNode = false;
};
struct WorkaroundTableBase {
bool waDoNotUseMIReportPerfCount = false;
bool waEnablePreemptionGranularityControlByUMD = false;
bool waSendMIFLUSHBeforeVFE = false;
bool waReportPerfCountUseGlobalContextID = false;
bool waDisableLSQCROPERFforOCL = false;
bool waMsaa8xTileYDepthPitchAlignment = false;
bool waLosslessCompressionSurfaceStride = false;
bool waFbcLinearSurfaceStride = false;
bool wa4kAlignUVOffsetNV12LinearSurface = false;
bool waEncryptedEdramOnlyPartials = false;
bool waDisableEdramForDisplayRT = false;
bool waForcePcBbFullCfgRestore = false;
bool waCompressedResourceRequiresConstVA21 = false;
bool waDisablePerCtxtPreemptionGranularityControl = false;
bool waLLCCachingUnsupported = false;
bool waUseVAlign16OnTileXYBpp816 = false;
bool waModifyVFEStateAfterGPGPUPreemption = false;
bool waCSRUncachable = false;
bool waSamplerCacheFlushBetweenRedescribedSurfaceReads = false;
bool waRestrictPitch128KB = false;
bool waLimit128BMediaCompr = false;
bool waUntypedBufferCompression = false;
bool waAuxTable16KGranular = false;
bool waDisableFusedThreadScheduling = false;
};
} // namespace NEO