ec5beaf616
refactor: reduce csr class size
...
Signed-off-by: Kamil Kopryk <kamil.kopryk@intel.com>
2024-09-18 13:33:55 +02:00
d3d8b5fcc1
fix: inherit work partition allocation from primary root csr
...
Related-To: NEO-8171
Signed-off-by: Bartosz Dunajski <bartosz.dunajski@intel.com>
2024-09-16 18:45:16 +02:00
78604bd475
refactor: remove not needed code
...
Signed-off-by: Mateusz Jablonski <mateusz.jablonski@intel.com>
2024-09-16 12:12:43 +02:00
b0e7a11e9a
refactor: Improving information transfer about the copy engine
...
Related-To: NEO-11934
Signed-off-by: Andrzej Koska <andrzej.koska@intel.com>
2024-09-05 16:11:52 +02:00
cb8063f71d
feature: Append recorded command list into immediate (3/N)
...
- Use correct stream for dispatch
- Add capability to append signal event
- Check available space globally in immediate append call
Related-To: NEO-10356
Signed-off-by: Aravind Gopalakrishnan <aravind.gopalakrishnan@intel.com>
2024-08-16 17:40:28 +02:00
9b652f4a34
Revert "feature: Improving information transfer about the copy engine"
...
This reverts commit 17ffdff4f1
2024-08-15 22:06:31 +02:00
17ffdff4f1
feature: Improving information transfer about the copy engine
...
Related-To: NEO-11934
Signed-off-by: Andrzej Koska <andrzej.koska@intel.com>
2024-08-14 11:28:29 +02:00
d76ac1d1de
fix: scratch controller residency
...
Related-To: HSD-18039519400
Signed-off-by: Bartosz Dunajski <bartosz.dunajski@intel.com>
2024-08-09 14:47:56 +02:00
d7d6996464
performance: initialize timeout params once
...
Currently this is done per each enqueue
which is not really needed
Signed-off-by: Szymon Morek <szymon.morek@intel.com>
2024-08-07 14:35:12 +02:00
d4c1631ac7
performance: don't wait for paging fence on user thread
...
Related-To: NEO-12197
Currently for new resources user thread must wait before submitting
actual workload. With this commit, instead of waiting on user thread,
request is sent to background ULLS controller thread and additional
semaphore is programmed. ULLS controller will perform actual wait
and signal semaphore when paging fence reaches required value.
Signed-off-by: Szymon Morek <szymon.morek@intel.com>
2024-08-07 08:30:51 +02:00
24cfd203ab
fix: dont download tbx allocations on heapless first device submission
...
Related-To: HSD-18039476929
Signed-off-by: Bartosz Dunajski <bartosz.dunajski@intel.com>
2024-08-06 14:03:42 +02:00
674c4a15ad
fix: use correct gpu address when bindless heaps helper is enabled
...
Related-To: NEO-7063
Signed-off-by: Fabian Zwoliński <fabian.zwolinski@intel.com>
2024-08-05 15:09:57 +02:00
9e9d5cde70
fix: remove not needed check
...
Related-To: HSD-18039387061
Signed-off-by: Bartosz Dunajski <bartosz.dunajski@intel.com>
2024-07-30 13:22:42 +02:00
85c8c09990
fix: correct latestSentTaskCount in flushBcsTask
...
Resolves: NEO-12075
Signed-off-by: John Falkowski <john.falkowski@intel.com>
2024-07-19 09:43:31 +02:00
51fc9059c2
feature: program debug surface address
...
Related-To: NEO-7986
Signed-off-by: Jitendra Sharma <jitendra.sharma@intel.com>
2024-07-01 16:30:14 +02:00
fed90f5c8e
fix: Add infrastructure to force dc flush when mitigate dc
...
-force dc on next tag update after RT kernel
-force dc when release shared object
Related-To: NEO-10556
Signed-off-by: Lukasz Jobczyk <lukasz.jobczyk@intel.com>
2024-06-24 17:15:03 +02:00
2f6eaf149a
fix: Update SIP kernel initialization logic
...
Initialize SIP kernel when shared device is being initialized
instead of api-specific device.
Initialize debugger when shared device is being initialized
instead of during platform or driver initialization.
Add missing makeResident calls for SIP kernel in heapless paths.
Related-To: HSD-18038645398, HSD-18038819112
Signed-off-by: Filip Hazubski <filip.hazubski@intel.com>
2024-06-20 18:30:46 +02:00
296d2bb148
performance: adjust ulls timeout on power saving
...
Use l0 power saving setting to also adjust ulls timeout.
Related-To: NEO-10800
Signed-off-by: Dominik Dabek <dominik.dabek@intel.com>
2024-06-17 16:51:55 +02:00
da9c009b88
feature: assign unique interrupt to queue
...
Related-To: NEO-8179
Signed-off-by: Bartosz Dunajski <bartosz.dunajski@intel.com>
2024-06-07 10:06:31 +02:00
fe6809ac04
feature: prework to initialize BCS state in heapless mode
...
Related-To: NEO-7824
Signed-off-by: Bartosz Dunajski <bartosz.dunajski@intel.com>
2024-05-31 10:06:58 +02:00
38d7e02c28
refactor: remove not needed code
...
Signed-off-by: Mrozek, Michal <michal.mrozek@intel.com>
2024-05-29 13:24:02 +02:00
e39893485c
fix: add cache flush as dependency for bcs ccs synchronization
...
Related-to: NEO-9872
Signed-off-by: Maciej Plewka <maciej.plewka@intel.com>
2024-05-09 13:43:39 +02:00
902b611179
Revert "fix: Fix front end programming for cooperative dispatch"
...
This reverts commit 36ddfaaf4d
2024-05-08 11:14:37 +02:00
c1004b77bf
performance: Limit tlb flush in state cache flush to wddm
...
Signed-off-by: Lukasz Jobczyk <lukasz.jobczyk@intel.com>
2024-05-06 12:45:26 +02:00
8342c0ae2f
Revert "fix: add cache flush as dependency for bcs ccs synchronization"
...
This reverts commit 5e57bb2a32
2024-05-01 03:05:47 +02:00
5e57bb2a32
fix: add cache flush as dependency for bcs ccs synchronization
...
Related-to: NEO-9872
Signed-off-by: Maciej Plewka <maciej.plewka@intel.com>
2024-04-30 11:57:49 +02:00
9df35ac9bb
fix: Add tlb invalidation to render state cache flush
...
Signed-off-by: Lukasz Jobczyk <lukasz.jobczyk@intel.com>
2024-04-26 10:37:51 +02:00
36ddfaaf4d
fix: Fix front end programming for cooperative dispatch
...
Signed-off-by: Lukasz Jobczyk <lukasz.jobczyk@intel.com>
2024-04-25 12:55:46 +02:00
d38ac4806b
feature: global bindless sampler offsets
...
- use global heap base for DSH when bindlessHeapsHelper enabled
Related-To: NEO-10505
Signed-off-by: Mateusz Hoppe <mateusz.hoppe@intel.com>
2024-04-24 21:12:17 +02:00
ae139aeffd
refactor: Passing information about the engine
...
Extension of the interface with information
about the engine type passed to the function
Related-To: NEO-10678
Signed-off-by: Andrzej Koska <andrzej.koska@intel.com>
2024-04-22 13:33:56 +02:00
e47b88f6e4
feature: program fence during bcs tag update
...
Related-To: NEO-10417
Signed-off-by: Bartosz Dunajski <bartosz.dunajski@intel.com>
2024-04-11 13:43:04 +02:00
ef35c5cb62
feature: program device to host fence in ocl path
...
Related-To: NEO-10417
Signed-off-by: Bartosz Dunajski <bartosz.dunajski@intel.com>
2024-04-08 14:57:16 +02:00
73d558058c
feature: add heapless and global stateless scratch address patching
...
Related-To: NEO-10381
Signed-off-by: Zbigniew Zdanowicz <zbigniew.zdanowicz@intel.com>
2024-04-03 17:04:35 +02:00
2b964254d6
performance: debug key for adjust ULLS on battery
...
ULLS controller timeout settings will be adjusted based on ac line
status and lowest queue throttle from submissions.
Lowest queue throttle is reset when controller stops ULLS.
Related-To: NEO-10800
Signed-off-by: Dominik Dabek <dominik.dabek@intel.com>
2024-03-22 14:24:00 +01:00
04b99de4d6
refactor: Force tlb flush during TC after copy
...
Signed-off-by: Aravind Gopalakrishnan <aravind.gopalakrishnan@intel.com>
2024-03-21 07:25:46 +01:00
13a347cbde
refactor: remove not needed code
...
Signed-off-by: Mrozek, Michal <michal.mrozek@intel.com>
2024-03-08 15:10:06 +01:00
168445784e
feature: introduce states programming at driver init heapless ocl
...
Related-To: NEO-7824
Signed-off-by: Kamil Kopryk <kamil.kopryk@intel.com>
2024-03-08 12:29:44 +01:00
10313b7b84
refactor: remove not needed code
...
Signed-off-by: Mrozek, Michal <michal.mrozek@intel.com>
2024-03-07 18:50:16 +01:00
e08668b982
refactor: remove not needed code.
...
Signed-off-by: Michal Mrozek <michal.mrozek@intel.com>
2024-03-07 13:02:29 +01:00
80aa55a3cb
fix: don't program dummy blit prior to MI_FLUSH_DW without postsync
...
add missing dummy blits before MI_FLUSH_DW with postsync
Related-To: NEO-9996
Signed-off-by: Mateusz Jablonski <mateusz.jablonski@intel.com>
2024-03-01 12:36:13 +01:00
5fce046877
Revert "fix: don't program dummy blit prior to MI_FLUSH_DW without postsync"
...
This reverts commit d796fb559d
2024-03-01 01:43:35 +01:00
d796fb559d
fix: don't program dummy blit prior to MI_FLUSH_DW without postsync
...
add missing dummy blits before MI_FLUSH_DW with postsync
Related-To: NEO-9996
Signed-off-by: Mateusz Jablonski <mateusz.jablonski@intel.com>
2024-02-29 13:30:09 +01:00
7729eb8127
refactor: move flush task submission to a function
...
Related-To: NEO-7824
Signed-off-by: Kamil Kopryk <kamil.kopryk@intel.com>
2024-02-23 18:11:57 +01:00
10d610d163
refactor: move process barrier with post sync to a function
...
Related-To: NEO-7824
Signed-off-by: Kamil Kopryk <kamil.kopryk@intel.com>
2024-02-23 09:32:48 +01:00
01a721df3e
refactor: move preparing flush task batch buffer to a function
...
Related-To: NEO-7824
Signed-off-by: Kamil Kopryk <kamil.kopryk@intel.com>
2024-02-23 09:18:58 +01:00
a4ed483238
refactor: move update task count and completion stamp to function
...
Related-To: NEO-7824
Signed-off-by: Kamil Kopryk <kamil.kopryk@intel.com>
2024-02-22 14:56:25 +01:00
7b689aa464
refactor: move handle batched dispatch implicit flush code to function
...
Related-To: NEO-7824
Signed-off-by: Kamil Kopryk <kamil.kopryk@intel.com>
2024-02-22 14:56:10 +01:00
f31c88d05f
fix: size estimation for tlb flush before copy
...
Related-To: HSD-18036669673
Signed-off-by: Dunajski, Bartosz <bartosz.dunajski@intel.com>
2024-02-19 13:35:35 +01:00
88c5872682
feature: debug flag to flush tlb before copy
...
Related-To: HSD-18036669673
Signed-off-by: Dunajski, Bartosz <bartosz.dunajski@intel.com>
2024-02-14 20:05:57 +01:00
c51b656d2c
fix: request instruction cache invalidation on module destroy
...
Invalidation is requested on both linux and windows,
on Csr's that used Isa allocation.
Related-To: NEO-10045
Signed-off-by: Fabian Zwolinski <fabian.zwolinski@intel.com>
2024-01-29 16:00:34 +01:00
Kamil Kopryk