Mateusz Hoppe
b03f625f03
feature: limit max LWS based on preferred number of workgroups per ss
...
- limit max LWS size when SLM and barriers are not used
Related-To: GSD-11112
Signed-off-by: Mateusz Hoppe <mateusz.hoppe@intel.com>
2025-05-16 20:28:00 +02:00
Tomasz Biernacik
e376e738f3
fix: disable deferring MOCS on WSL for LNL
...
Related-To: NEO-14643
Signed-off-by: Tomasz Biernacik <tomasz.biernacik@intel.com>
2025-05-15 16:50:43 +02:00
Lukasz Jobczyk
df2c776aab
refactor: Remove unused cmdq round robin engine assign
...
Signed-off-by: Lukasz Jobczyk <lukasz.jobczyk@intel.com>
2025-05-09 11:03:57 +02:00
Lukasz Jobczyk
1d1414febc
refactor: remove unused dc flush mitigation
...
Signed-off-by: Lukasz Jobczyk <lukasz.jobczyk@intel.com>
2025-05-09 08:26:26 +02:00
Szymon Morek
6ae43123f6
fix: correct usages of ULLS-related resources
...
Related-To: NEO-14360
Current gmm usage type of these resources is causing
them to be cached, which is incorrect.
Signed-off-by: Szymon Morek <szymon.morek@intel.com>
2025-05-08 12:12:45 +02:00
Tomasz Biernacik
310d8c2e58
fix: allow ringBuffer in coherent memory only for Xe2+
...
Related-To: NEO-9421
Signed-off-by: Tomasz Biernacik <tomasz.biernacik@intel.com>
2025-05-06 15:31:59 +02:00
Young Jin Yoon
9d47247ef0
refactor: add product helper for blit properties
...
Created a new function in ProductHelper to determine whether the
additional blit properties can be used.
Related-To: NEO-13003
Signed-off-by: Young Jin Yoon <young.jin.yoon@intel.com>
2025-05-01 18:05:48 +02:00
Compute-Runtime-Validation
0c3b765942
Revert "refactor: add BlitSyncPropertiesExt to BlitSyncProperties"
...
This reverts commit b5a259aded
.
Signed-off-by: Compute-Runtime-Validation <compute-runtime-validation@intel.com>
2025-05-01 03:23:53 +02:00
Young Jin Yoon
b5a259aded
refactor: add BlitSyncPropertiesExt to BlitSyncProperties
...
Added BlitSyncPropertiesExt to provide additional information for
different platform and/or blitter commands.
Signed-off-by: Aravind Gopalakrishnan <aravind.gopalakrishnan@intel.com>
Signed-off-by: Young Jin Yoon <young.jin.yoon@intel.com>
2025-04-30 19:11:34 +02:00
Slawomir Milczarek
cb4443a545
refactor: Add a new getter to product helper
...
Related-To: NEO-12952
Signed-off-by: Slawomir Milczarek <slawomir.milczarek@intel.com>
2025-04-29 13:02:16 +02:00
Mateusz Hoppe
41efee1e7c
feature: add mode to expose single root device
...
- simplify API to expose and use only single root device. Disallow
returning subdevices. This is experimental mode.
Related-To: NEO-14559
Signed-off-by: Mateusz Hoppe <mateusz.hoppe@intel.com>
2025-04-25 13:20:56 +02:00
Szymon Morek
3596522637
refactor: remove unused logic in ULLS controller
...
Related-To: NEO-13843
Signed-off-by: Szymon Morek <szymon.morek@intel.com>
2025-04-17 18:35:20 +02:00
Fabian Zwoliński
ee769f5983
fix: Add texture cache flush after kernels writing to images on imm cmdlists
...
- add `hasImageWriteArg` flag to KernelDescriptor,
based on image access qualifier
- add `isPostImageWriteFlushRequired` method to productHelper,
to require cache flush only on selected platforms
- if possible, add the `textureCacheInvalidationEnable` arg to the
existing PC, otherwise add a new PC
Related-To: NEO-13427, HSD-18041321008
Signed-off-by: Fabian Zwoliński <fabian.zwolinski@intel.com>
2025-04-17 16:04:31 +02:00
Lukasz Jobczyk
d9a40734ae
performance: Remove global fence from CW post sync on BMG
...
Related-To: NEO-14642
Signed-off-by: Lukasz Jobczyk <lukasz.jobczyk@intel.com>
2025-04-17 10:23:40 +02:00
Jaroslaw Warchulski
c010d17842
fix: respect compression flag in capability table
...
Related-To: NEO-9465
Signed-off-by: Jaroslaw Warchulski <jaroslaw.warchulski@intel.com>
2025-04-03 15:36:55 +02:00
Jaroslaw Warchulski
62baf28316
fix: remove unnecesarry WA for DG2 compression
...
Related-To: NEO-9465
Signed-off-by: Jaroslaw Warchulski <jaroslaw.warchulski@intel.com>
2025-04-03 08:04:19 +02:00
Aravind Gopalakrishnan
3a7d7e022c
fix: Add platform support for reservation on svm heap
...
Related-To: GSD-10816
Signed-off-by: Aravind Gopalakrishnan <aravind.gopalakrishnan@intel.com>
2025-04-02 02:46:30 +02:00
Szymon Morek
bb10290828
fix: make misaligned user memory 2-Way coherent
...
Related-To: NEO-9004
Signed-off-by: Szymon Morek <szymon.morek@intel.com>
2025-03-21 17:56:37 +01:00
Aravind Gopalakrishnan
724ba20e41
fix: Parse CCS mode setting for non PVC platforms
...
Related-To: GSD-8785
Signed-off-by: Aravind Gopalakrishnan <aravind.gopalakrishnan@intel.com>
2025-03-19 12:47:46 +01:00
Kamil Kopryk
2e729bcb4c
refactor: move isTimestampWaitSupportedForQueues to productHelper
...
Related-to: NEO-13163
Signed-off-by: Kamil Kopryk <kamil.kopryk@intel.com>
2025-03-19 09:31:33 +01:00
Compute-Runtime-Validation
d54b74e8bd
Revert "fix: Parse CCS mode setting for non PVC platforms"
...
This reverts commit 5ca78dfdd1
.
Signed-off-by: Compute-Runtime-Validation <compute-runtime-validation@intel.com>
2025-03-17 00:30:44 +01:00
Aravind Gopalakrishnan
5ca78dfdd1
fix: Parse CCS mode setting for non PVC platforms
...
Related-To: GSD-8785
Signed-off-by: Aravind Gopalakrishnan <aravind.gopalakrishnan@intel.com>
2025-03-15 01:39:51 +01:00
Compute-Runtime-Validation
0d5baa2c30
Revert "performance: Cache timestamps on CPU"
...
This reverts commit 83637404bf
.
Signed-off-by: Compute-Runtime-Validation <compute-runtime-validation@intel.com>
2025-03-12 04:41:46 +01:00
Katarzyna Cencelewska
4890150e12
feature: add method adjustMaxThreadsPerThreadGroup to product helper
...
Related-To: HSD-18028334016, HSD-14022274275
Signed-off-by: Katarzyna Cencelewska <katarzyna.cencelewska@intel.com>
2025-03-11 15:47:57 +01:00
Lukasz Jobczyk
83637404bf
performance: Cache timestamps on CPU
...
Signed-off-by: Lukasz Jobczyk <lukasz.jobczyk@intel.com>
2025-03-11 13:40:18 +01:00
Jaroslaw Warchulski
413194bd2a
Revert "fix: do not prefer image compression on xe_lpg for linux and WSL"
...
This reverts commit 8814b6ac4f
.
Resolves: NEO-14286
Signed-off-by: Jaroslaw Warchulski <jaroslaw.warchulski@intel.com>
2025-03-07 11:38:46 +01:00
Szymon Morek
82fba79d9d
performance: set 1ms timeout for ulls controller on LNL and PTL
...
Related-To: NEO-13843
Limit scope to Windows only.
Signed-off-by: Szymon Morek <szymon.morek@intel.com>
2025-03-06 09:13:58 +01:00
Kamil Kopryk
4c795027e3
refactor: add check if event L3 flush is needed
...
Signed-off-by: Kamil Kopryk <kamil.kopryk@intel.com>
2025-03-05 18:25:29 +01:00
Jaroslaw Warchulski
8814b6ac4f
fix: do not prefer image compression on xe_lpg for linux and WSL
...
Related-To: HSD-18034872015
Signed-off-by: Jaroslaw Warchulski <jaroslaw.warchulski@intel.com>
2025-02-28 14:20:57 +01:00
Fabian Zwoliński
ad968550e8
fix: separate isUsmPoolAllocatorSupported for host and device
...
Related-To: NEO-12287, HSD-18041505773
Signed-off-by: Fabian Zwoliński <fabian.zwolinski@intel.com>
2025-02-17 11:47:34 +01:00
Kamil Kopryk
c2387954e9
fix: disable 3d and media sharing support on PVC
...
Signed-off-by: Kamil Kopryk <kamil.kopryk@intel.com>
2025-02-14 17:37:05 +01:00
Mateusz Hoppe
05977f6158
feature: add getMaxLocalSubRegionSize() to product helper
...
Related-To: NEO-13954
Signed-off-by: Mateusz Hoppe <mateusz.hoppe@intel.com>
2025-02-06 15:20:34 +01:00
Brandon Yates
635f69e54a
fix: Configure scratch pages for debugger
...
DG2 requires scratch pages on for debugger. Other platforms do not.
Related-to: NEO-13883
Signed-off-by: Brandon Yates <brandon.yates@intel.com>
2025-01-31 06:49:49 +01:00
Fabian Zwoliński
7918b44a94
fix: apply 2MB alignment to large local memory allocations
...
In this patch, we align up the allocation size to 2MB for all
allocations >= 2MB located in local memory.
2MB alignment support is defined by function:
`is2MBLocalMemAlignmentEnabled`
Related-To: NEO-12287
Signed-off-by: Fabian Zwoliński <fabian.zwolinski@intel.com>
2025-01-30 22:09:39 +01:00
Maciej Bielski
a8779c2387
fix: report ZE_MEMORY_ACCESS_CAP_FLAG_CONCURRENT correctly
...
At the moment the capability is returned only based on the value
returned by the `productHelper`, which is too liberal. The capability
must also consider the support reported by `memoryManager`. Only then
the support reported is aligned with actual logic of handling
USM-allocations.
Related-To: NEO-10040
Signed-off-by: Maciej Bielski <maciej.bielski@intel.com>
2025-01-29 00:17:38 +01:00
Mateusz Hoppe
e00da808cb
feature: add logic to control secondaryContextsSupport in ProductHelper
...
- product helper sets flag in GfxCoreHelper - this allows to control
secondary contexts support per product - not whole core family
Related-To: NEO-13789
Signed-off-by: Mateusz Hoppe <mateusz.hoppe@intel.com>
2025-01-25 06:43:56 +01:00
Lukasz Jobczyk
c0838e1f76
fix: Apply dispatch all for small TG only on BMG
...
Signed-off-by: Lukasz Jobczyk <lukasz.jobczyk@intel.com>
2025-01-22 13:04:44 +01:00
Mateusz Jablonski
112abeeeef
fix: don't adjust programmed per thread scratch size
...
when adjusting scratch space size then adjust only allocation size
Signed-off-by: Mateusz Jablonski <mateusz.jablonski@intel.com>
2025-01-10 11:35:50 +01:00
Mateusz Jablonski
a3b6c1fa6d
fix: correct thread/eu ratio for scratch to Xe2
...
Signed-off-by: Mateusz Jablonski <mateusz.jablonski@intel.com>
2025-01-09 22:42:36 +01:00
Bartosz Dunajski
5862cbcb9f
refactor: add max local region size query
...
Signed-off-by: Bartosz Dunajski <bartosz.dunajski@intel.com>
2024-11-22 17:33:22 +01:00
Filip Hazubski
8797c326b6
refactor: Move isDummyBlitWaRequired function to release helper
...
Signed-off-by: Filip Hazubski <filip.hazubski@intel.com>
2024-11-15 13:22:00 +01:00
Bartosz Dunajski
67581f57a4
refactor: unify local dispatch size query
...
Signed-off-by: Bartosz Dunajski <bartosz.dunajski@intel.com>
2024-11-15 10:00:53 +01:00
Zbigniew Zdanowicz
cb3b2134ab
refactor: unify programming of preferred slm size 4/n
...
- remove xe hpg encode preferred slm size
- add dg2/mtl/arl release helper preferred slm array
- drop dg2 preproduction stepping values for preferred slm size
- remove obsolete product helper method
Related-To: NEO-12639
Signed-off-by: Zbigniew Zdanowicz <zbigniew.zdanowicz@intel.com>
2024-10-07 14:28:23 +02:00
Zbigniew Zdanowicz
d6016e1b91
refactor: unify programming of preferred slm size 3/n
...
- add shared implementation to encode preferred slm size
- add pvc release helper preferred slm array
- drop pvc preproduction steppings values for preferred slm size
- remove obsolete product helper method
Related-To: NEO-12639
Signed-off-by: Zbigniew Zdanowicz <zbigniew.zdanowicz@intel.com>
2024-10-07 12:10:27 +02:00
Mateusz Jablonski
bbffbd16a0
refactor: remove not needed code
...
Signed-off-by: Mateusz Jablonski <mateusz.jablonski@intel.com>
2024-10-04 11:59:45 +02:00
Andrzej Koska
6abc5eb1a1
fix: using releaseHelper to determine MTP enablement
...
Related-To: NEO-12466
Signed-off-by: Andrzej Koska <andrzej.koska@intel.com>
2024-10-01 15:06:07 +02:00
Bartosz Dunajski
b8fd1bda36
feature: use sysInfo helper to detect memory type
...
Related-To: NEO-12807
Signed-off-by: Bartosz Dunajski <bartosz.dunajski@intel.com>
2024-09-30 18:19:42 +02:00
Dominik Dabek
3bd2befe74
refactor: indirect detection helpers, VC
...
Allow for different required version for VC compiled kernels.
Define constant for detection disabled.
Related-To: NEO-12491
Signed-off-by: Dominik Dabek <dominik.dabek@intel.com>
2024-09-13 19:42:57 +02:00
Dominik Dabek
571d703135
refactor: indirect detection helpers
...
Check indirect detection version from igc header for JIT.
Move required version to its own method.
This allows for different required versions per platform.
Related-To: NEO-12491
Signed-off-by: Dominik Dabek <dominik.dabek@intel.com>
2024-09-11 14:49:54 +02:00
Lukasz Jobczyk
a54a3bf624
performance: Optimize heap handling when mitigate dc flush
...
Signed-off-by: Lukasz Jobczyk <lukasz.jobczyk@intel.com>
2024-09-06 04:33:41 +02:00