Media/compute-runtime
1
0
Fork 0
mirror of https://github.com/intel/compute-runtime.git synced 2025-09-15 13:01:45 +08:00
Code Issues Packages Projects Releases Wiki Activity
10,405 Commits 39 Branches 642 Tags
bb71f92ca938aeb4a7b3a2cb1f8f1b64966db6a3
Commit Graph

98 Commits

Author SHA1 Message Date
Filip Hazubski
d7420f1786 Add isMatrixMultiplyAccumulateSupported query to HwInfoConfig 
Signed-off-by: Filip Hazubski <filip.hazubski@intel.com>
 2022-05-30 16:35:12 +02:00
Mateusz Jablonski
c4095411c7 Remove HwHelper::isLinuxCompletionFenceSupported method 
Signed-off-by: Mateusz Jablonski <mateusz.jablonski@intel.com>
 2022-05-27 12:07:15 +02:00
Zbigniew Zdanowicz
8431234845 Change interface to method programing additional fields of command 
Related-To: NEO-6959

Signed-off-by: Zbigniew Zdanowicz <zbigniew.zdanowicz@intel.com>
 2022-05-26 21:32:59 +02:00
Daniel Chabrowski
6fd7ae7142 Cleanup headers 
Signed-off-by: Daniel Chabrowski <daniel.chabrowski@intel.com>
 2022-05-26 17:55:44 +02:00
Daniel Chabrowski
b5495169ca Enable implicit scaling via platform config 
Related-To: NEO-6819
Signed-off-by: Daniel Chabrowski <daniel.chabrowski@intel.com>
 2022-05-26 13:57:19 +02:00
Filip Hazubski
57eb195571 Correct calculating of CL_DEVICE_GLOBAL_MEM_CACHE_SIZE value 
Related-To: NEO-6991, NEO-6993

Signed-off-by: Filip Hazubski <filip.hazubski@intel.com>
 2022-05-24 11:42:01 +02:00
Mateusz Jablonski
685b9396d4 feature: enable linux completion fence on Xe Hpc 
Related-To: NEO-6643
Signed-off-by: Mateusz Jablonski <mateusz.jablonski@intel.com>
 2022-05-20 13:06:52 +02:00
Daniel Chabrowski
7463e1970b Cleanup headers 
Make TUs and headers self-contained, remove unused headers

Signed-off-by: Daniel Chabrowski <daniel.chabrowski@intel.com>
 2022-05-18 11:42:06 +02:00
Katarzyna Cencelewska
96e1eb7467 Move variables baseDieRev and baseDieA0Masked from xe_hpc to pvc 
Pvc specific variables should be located in pvc struct

Related-To: NEO-6738
Signed-off-by: Katarzyna Cencelewska <katarzyna.cencelewska@intel.com>
 2022-05-17 12:19:16 +02:00
Dominik Dabek
5dcdf53d12 Fix: enable split taskcount from wait only on dg2 
Related-To: NEO-6948

Signed-off-by: Dominik Dabek <dominik.dabek@intel.com>
 2022-05-13 14:30:16 +02:00
Daria Hinz
de74becdb8 Base hwInfo values setup for AOT 
In most cases, there was code redundancy, which was minimized in this change.
The setupHardwareInfoBase extraction will also be used for ocloc.

Signed-off-by: Daria Hinz <daria.hinz@intel.com>
Related-To: NEO-6910
 2022-05-13 09:40:37 +02:00
Daria Hinz
1f52802aac Ocloc: Add numerical support for PVC revisions 
New ocloc -device entry:
PVC XT B1 - 12.4.2
PVC XT C0 - 12.4.3

Signed-off-by: Daria Hinz <daria.hinz@intel.com>
 2022-05-12 18:03:34 +02:00
Katarzyna Cencelewska
0b68fdbe52 Move isCooperativeEngineSupported to HwInfoConfig 
Signed-off-by: Katarzyna Cencelewska <katarzyna.cencelewska@intel.com>
 2022-05-12 12:10:23 +02:00
Kamil Kopryk
fb4b1cca4f Use internal blitter for internal memory transfers 
Signed-off-by: Kamil Kopryk <kamil.kopryk@intel.com>
Related-To: NEO-6621
 2022-05-11 19:33:00 +02:00
Daria Hinz
5ba56690f5 Revert "Set only base values in GT_SYSTEM_INFO for AOT" 
This reverts commit b1f622d700.

Signed-off-by: Daria Hinz <daria.hinz@intel.com>
 2022-05-09 12:42:09 +02:00
Dominik Dabek
6e8cabdce5 Split wait for timestamps to queue and event 
On PVC both enabled.
On DG2 only for events.

Related-To: NEO-6948

Signed-off-by: Dominik Dabek <dominik.dabek@intel.com>
 2022-05-06 15:34:47 +02:00
Lukasz Jobczyk
0b4ea8d2eb Do not enable engines round robin on all xe_hp and later products 
Signed-off-by: Lukasz Jobczyk <lukasz.jobczyk@intel.com>
 2022-05-06 12:30:53 +02:00
Bartosz Dunajski
f8ce86b116 XE_HPC: Fallback path to fix PAT_INDEX programming 
Signed-off-by: Bartosz Dunajski <bartosz.dunajski@intel.com>
 2022-05-05 15:06:21 +02:00
Daria Hinz
b1f622d700 Set only base values in GT_SYSTEM_INFO for AOT 
In most cases, there was code redundancy, which was minimized in this change.
The setupHardwareInfoBase extraction will also be used in ocloc.

Signed-off-by: Daria Hinz <daria.hinz@intel.com>
Related-To: NEO-6910
 2022-05-04 10:36:26 +02:00
Filip Hazubski
55dcca993c Apply getPaddingForISAAllocation PVC implementation to PVC and later platforms 
Signed-off-by: Filip Hazubski <filip.hazubski@intel.com>
 2022-04-27 15:55:39 +02:00
Filip Hazubski
3900c9d24a Report to StreamProperties whether large grf should be programmed with SCM 
Add helper method to UnitTestHelper to query programmed grf values.

Related-To: NEO-6659

Signed-off-by: Filip Hazubski <filip.hazubski@intel.com>
 2022-04-27 13:20:14 +02:00
Bartosz Dunajski
06fa316a75 Assign pat_index to BO during creation 
Signed-off-by: Bartosz Dunajski <bartosz.dunajski@intel.com>
 2022-04-21 13:25:13 +02:00
Kamil Kopryk
10be59cb15 Improve isIpSamplingSupported helper 
Signed-off-by: Kamil Kopryk <kamil.kopryk@intel.com>
Related-To: NEO-6738
 2022-04-20 17:02:20 +02:00
Kamil Kopryk
a0bf3a2933 Improve xe_hpc revs 
Signed-off-by: Kamil Kopryk <kamil.kopryk@intel.com>
Related-To: NEO-6738
 2022-04-20 08:58:17 +02:00
Lukasz Jobczyk
b15c8e971c Move isTimestampWaitSupported method to different file 
Signed-off-by: Lukasz Jobczyk <lukasz.jobczyk@intel.com>
 2022-04-15 13:20:02 +02:00
Daria Hinz
7a324051ef Clean up headers & cmake files 
Files that were dedicated to specific platforms were incorrectly
attached at the level of the supported gen.
Additionally, header inclusion has been corrected.

Signed-off-by: Daria Hinz <daria.hinz@intel.com>
 2022-04-13 16:48:26 +02:00
Brandon Yates
d70b1a2e2a Filter L0 Debugger support by platfom 
Related-To: NEO-6678
Signed-off-by: Brandon Yates <brandon.yates@intel.com>
 2022-04-13 13:03:40 +02:00
Krystian Chmielewski
ee0d183cf9 Handle legacy hasBarriers properly 
Previous change regarding NEO-6785 added encoding of number of barriers
to specific value representation depending on hardware that we program for.

In patch token format encoding of number of barriers is sent via
hasBarriers field in a token.
In zebin true number of barriers is sent via barrier_count field in
zeInfo.

To remove this discrepancy, translate encoded number of barriers into
true number of barriers in legacy format.

Resolves: NEO-6785

Signed-off-by: Krystian Chmielewski <krystian.chmielewski@intel.com>
 2022-04-12 09:44:10 +02:00
Bartosz Dunajski
884d729e4e Improve pat index programming on linux 
Signed-off-by: Bartosz Dunajski <bartosz.dunajski@intel.com>
 2022-04-12 08:18:20 +02:00
Daria Hinz
ce645f13b7 Encode PRODUCT_CONFIG value into fatbinary 
Change modifies the encoding entry in fatbinary for platforms.
If numbering in -device is used, the value PRODUCT_CONFIG will be encoded.
The functionality that returns the correct product config values has
also been added.

Related-To: NEO-6744
Signed-off-by: Daria Hinz <daria.hinz@intel.com>
 2022-04-11 15:09:17 +02:00
Krystian Chmielewski
2c1bfbb5b2 Encode number barriers 
When programming number of barriers use BARRIER_SIZE enumeration.
Resolves: NEO-6785

Signed-off-by: Krystian Chmielewski <krystian.chmielewski@intel.com>
 2022-04-08 10:32:23 +02:00
Bartosz Dunajski
db9c0d1103 Refactor and enable MI_MEM_FENCE programming for DirectSubmission dispatch 
Signed-off-by: Bartosz Dunajski <bartosz.dunajski@intel.com>
 2022-04-07 12:53:56 +02:00
Filip Hazubski
d2462ff8fb Add debug flag to control ISA allocation padding 
Signed-off-by: Filip Hazubski <filip.hazubski@intel.com>
 2022-04-04 15:12:30 +02:00
Mateusz Jablonski
7f6296174c Add PVC device ids 
Signed-off-by: Mateusz Jablonski <mateusz.jablonski@intel.com>
 2022-04-04 10:48:59 +02:00
Bartosz Dunajski
08e3853982 Debug flag to add extra MI_MEM_FENCE for DirectSubmission 
Signed-off-by: Bartosz Dunajski <bartosz.dunajski@intel.com>
 2022-03-30 16:07:25 +02:00
Compute-Runtime-Validation
91cfd3cd1a Revert "Unify command/ring/semaphore buffers placement" 
This reverts commit e035199de4.

Signed-off-by: Compute-Runtime-Validation <compute-runtime-validation@intel.com>
 2022-03-30 14:05:47 +02:00
Mateusz Jablonski
e035199de4 Unify command/ring/semaphore buffers placement 
put them all to the same memory location

Related-To: NEO-6698
Signed-off-by: Mateusz Jablonski <mateusz.jablonski@intel.com>
 2022-03-29 17:55:48 +02:00
Zbigniew Zdanowicz
9858438121 Limit multiple partition count to compute command lists 
Related-To: NEO-6811

Signed-off-by: Zbigniew Zdanowicz <zbigniew.zdanowicz@intel.com>
 2022-03-29 07:29:08 +02:00
Kamil Kopryk
f3bf5498a4 Fix typo 
Signed-off-by: Kamil Kopryk <kamil.kopryk@intel.com>
 2022-03-24 12:34:48 +01:00
Krzysztof Gibala
ebc006ad53 Move SBA related WAs logic from CSR to EncodeWA 
Signed-off-by: Krzysztof Gibala <krzysztof.gibala@intel.com>
 2022-03-24 12:24:56 +01:00
Kamil Kopryk
c56046fd29 Move pvcSteppingBits to PVC struct 
Signed-off-by: Kamil Kopryk <kamil.kopryk@intel.com>
Related-To: NEO-6738
 2022-03-24 11:56:39 +01:00
Kamil Kopryk
c415edaba1 Improve isGlobalFenceInCommandStreamRequired helper 
Signed-off-by: Kamil Kopryk <kamil.kopryk@intel.com>
Related-To: NEO-6738
 2022-03-24 11:27:54 +01:00
Kamil Kopryk
ea3eb2ea23 Improve hwInfoConfig xe_hpc_core helper 
Signed-off-by: Kamil Kopryk <kamil.kopryk@intel.com>
Related-To: NEO-6738
 2022-03-24 11:17:58 +01:00
Mateusz Jablonski
8a8b4866cb XeHPC: force local memory for command/ring/semaphore buffer 
require 48bit resource for ring/semaphore buffer
for multi tile allocations select first tile
for single tile allocation select preferred tile

Related-To: NEO-6698
Signed-off-by: Mateusz Jablonski <mateusz.jablonski@intel.com>
 2022-03-24 10:54:26 +01:00
Jitendra Sharma
f52f3df274 Add platform specific getter of debug surface size 
For different platforms based on number of available threads
and debug surface layout, calculate max debug surface size.

Related-To: NEO-6676
Signed-off-by: Jitendra Sharma <jitendra.sharma@intel.com>
 2022-03-22 12:18:40 +01:00
Kamil Kopryk
04a141698e Improve getThreadEuRatioForScratch helper 
Related-To: NEO-6738

Signed-off-by: Kamil Kopryk <kamil.kopryk@intel.com>
 2022-03-22 10:47:02 +01:00
Mateusz Jablonski
3792481d33 XeHPC Implicit scaling: put command/ring/semaphore buffer to first memory bank 
In direct submission scenario command/ring/semaphore buffer allocations
are placed in the same memory bank to ensure that their memory is updated in
correct order

Related-To: NEO-6698
Signed-off-by: Mateusz Jablonski <mateusz.jablonski@intel.com>
 2022-03-21 08:10:50 +01:00
Filip Hazubski
32b0f7b014 Remove redundant value CsrSizeRequestFlags::numGrfRequiredChanged 
Related-To: NEO-5995

Signed-off-by: Filip Hazubski <filip.hazubski@intel.com>
 2022-03-15 15:08:15 +01:00
Kamil Kopryk
a20edd7160 Correct xe_hpc_core files 
Signed-off-by: Kamil Kopryk <kamil.kopryk@intel.com>
Related-To: NEO-6631
 2022-03-15 09:28:18 +01:00
Daria Hinz
452050ae40 Refactoring the use of PVC device ids 
Replacing the old device id implementation
& clearing PVC XT temporary.

Related-To: NEO-6742
Signed-off-by: Daria Hinz <daria.hinz@intel.com>
 2022-03-14 15:54:52 +01:00