mirror of
https://github.com/intel/compute-runtime.git
synced 2025-09-15 13:01:45 +08:00
21309f7cc1
Change-Id: I94a3c2bdfc90791b7f8eef7614967b19a964e9df Signed-off-by: Andrew Friedley <andrew.friedley@intel.com>
59 lines
1.9 KiB
C++
59 lines
1.9 KiB
C++
/*
|
|
* Copyright (C) 2019 Intel Corporation
|
|
*
|
|
* SPDX-License-Identifier: MIT
|
|
*
|
|
*/
|
|
|
|
#pragma once
|
|
#include <stdint.h>
|
|
|
|
constexpr uint32_t L3SQC_BIT_LQSC_RO_PERF_DIS = 0x08000000;
|
|
constexpr uint32_t L3SQC_REG4 = 0xB118;
|
|
|
|
constexpr uint32_t GPGPU_WALKER_COOKIE_VALUE_BEFORE_WALKER = 0xFFFFFFFF;
|
|
constexpr uint32_t GPGPU_WALKER_COOKIE_VALUE_AFTER_WALKER = 0x00000000;
|
|
|
|
//Threads Dimension X/Y/Z
|
|
constexpr uint32_t GPUGPU_DISPATCHDIMX = 0x2500;
|
|
constexpr uint32_t GPUGPU_DISPATCHDIMY = 0x2504;
|
|
constexpr uint32_t GPUGPU_DISPATCHDIMZ = 0x2508;
|
|
|
|
constexpr uint32_t CS_GPR_R0 = 0x2600;
|
|
constexpr uint32_t CS_GPR_R1 = 0x2608;
|
|
|
|
//Alu opcodes
|
|
constexpr uint32_t NUM_ALU_INST_FOR_READ_MODIFY_WRITE = 4;
|
|
|
|
constexpr uint32_t ALU_OPCODE_LOAD = 0x080;
|
|
constexpr uint32_t ALU_OPCODE_STORE = 0x180;
|
|
constexpr uint32_t ALU_OPCODE_ADD = 0x100;
|
|
constexpr uint32_t ALU_OPCODE_SUB = 0x101;
|
|
constexpr uint32_t ALU_OPCODE_AND = 0x102;
|
|
constexpr uint32_t ALU_OPCODE_OR = 0x103;
|
|
|
|
constexpr uint32_t ALU_REGISTER_R_0 = 0x0;
|
|
constexpr uint32_t ALU_REGISTER_R_1 = 0x1;
|
|
constexpr uint32_t ALU_REGISTER_R_2 = 0x2;
|
|
constexpr uint32_t ALU_REGISTER_R_3 = 0x3;
|
|
constexpr uint32_t ALU_REGISTER_R_4 = 0x4;
|
|
constexpr uint32_t ALU_REGISTER_R_5 = 0x5;
|
|
constexpr uint32_t ALU_REGISTER_R_6 = 0x6;
|
|
constexpr uint32_t ALU_REGISTER_R_7 = 0x7;
|
|
constexpr uint32_t ALU_REGISTER_R_8 = 0x8;
|
|
constexpr uint32_t ALU_REGISTER_R_9 = 0x9;
|
|
constexpr uint32_t ALU_REGISTER_R_10 = 0xA;
|
|
constexpr uint32_t ALU_REGISTER_R_11 = 0xB;
|
|
constexpr uint32_t ALU_REGISTER_R_12 = 0xC;
|
|
constexpr uint32_t ALU_REGISTER_R_13 = 0xD;
|
|
constexpr uint32_t ALU_REGISTER_R_14 = 0xE;
|
|
constexpr uint32_t ALU_REGISTER_R_15 = 0xF;
|
|
|
|
constexpr uint32_t ALU_REGISTER_R_SRCA = 0x20;
|
|
constexpr uint32_t ALU_REGISTER_R_SRCB = 0x21;
|
|
constexpr uint32_t ALU_REGISTER_R_ACCU = 0x31;
|
|
constexpr uint32_t ALU_REGISTER_R_ZF = 0x32;
|
|
constexpr uint32_t ALU_REGISTER_R_CF = 0x33;
|
|
|
|
constexpr uint32_t GP_THREAD_TIME_REG_ADDRESS_OFFSET_LOW = 0x23A8;
|