61 lines
2.5 KiB
C++
61 lines
2.5 KiB
C++
/*
|
|
* Copyright (C) 2018-2019 Intel Corporation
|
|
*
|
|
* SPDX-License-Identifier: MIT
|
|
*
|
|
*/
|
|
|
|
#include "runtime/command_queue/gpgpu_walker_bdw_plus.inl"
|
|
#include "runtime/command_queue/hardware_interface_bdw_plus.inl"
|
|
#include "runtime/gen8/hw_info.h"
|
|
|
|
namespace NEO {
|
|
|
|
template <>
|
|
void GpgpuWalkerHelper<BDWFamily>::applyWADisableLSQCROPERFforOCL(NEO::LinearStream *pCommandStream, const Kernel &kernel, bool disablePerfMode) {
|
|
if (disablePerfMode) {
|
|
if (kernel.getKernelInfo().patchInfo.executionEnvironment->UsesFencesForReadWriteImages) {
|
|
// Set bit L3SQC_BIT_LQSC_RO_PERF_DIS in L3SQC_REG4
|
|
GpgpuWalkerHelper<BDWFamily>::addAluReadModifyWriteRegister(pCommandStream, L3SQC_REG4, ALU_OPCODE_OR, L3SQC_BIT_LQSC_RO_PERF_DIS);
|
|
}
|
|
} else {
|
|
if (kernel.getKernelInfo().patchInfo.executionEnvironment->UsesFencesForReadWriteImages) {
|
|
// Add PIPE_CONTROL with CS_Stall to wait till GPU finishes its work
|
|
typedef typename BDWFamily::PIPE_CONTROL PIPE_CONTROL;
|
|
auto pCmd = reinterpret_cast<PIPE_CONTROL *>(pCommandStream->getSpace(sizeof(PIPE_CONTROL)));
|
|
*pCmd = BDWFamily::cmdInitPipeControl;
|
|
pCmd->setCommandStreamerStallEnable(true);
|
|
// Clear bit L3SQC_BIT_LQSC_RO_PERF_DIS in L3SQC_REG4
|
|
GpgpuWalkerHelper<BDWFamily>::addAluReadModifyWriteRegister(pCommandStream, L3SQC_REG4, ALU_OPCODE_AND, ~L3SQC_BIT_LQSC_RO_PERF_DIS);
|
|
}
|
|
}
|
|
}
|
|
|
|
template <>
|
|
size_t GpgpuWalkerHelper<BDWFamily>::getSizeForWADisableLSQCROPERFforOCL(const Kernel *pKernel) {
|
|
typedef typename BDWFamily::MI_LOAD_REGISTER_REG MI_LOAD_REGISTER_REG;
|
|
typedef typename BDWFamily::MI_LOAD_REGISTER_IMM MI_LOAD_REGISTER_IMM;
|
|
typedef typename BDWFamily::PIPE_CONTROL PIPE_CONTROL;
|
|
typedef typename BDWFamily::MI_MATH MI_MATH;
|
|
typedef typename BDWFamily::MI_MATH_ALU_INST_INLINE MI_MATH_ALU_INST_INLINE;
|
|
size_t n = 0;
|
|
if (pKernel->getKernelInfo().patchInfo.executionEnvironment->UsesFencesForReadWriteImages) {
|
|
n += sizeof(PIPE_CONTROL) +
|
|
(2 * sizeof(MI_LOAD_REGISTER_REG) +
|
|
sizeof(MI_LOAD_REGISTER_IMM) +
|
|
sizeof(PIPE_CONTROL) +
|
|
sizeof(MI_MATH) +
|
|
NUM_ALU_INST_FOR_READ_MODIFY_WRITE * sizeof(MI_MATH_ALU_INST_INLINE)) *
|
|
2; // For 2 WADisableLSQCROPERFforOCL WAs
|
|
}
|
|
return n;
|
|
}
|
|
|
|
template class HardwareInterface<BDWFamily>;
|
|
|
|
template class GpgpuWalkerHelper<BDWFamily>;
|
|
|
|
template struct EnqueueOperation<BDWFamily>;
|
|
|
|
} // namespace NEO
|