mirror of
https://github.com/intel/compute-runtime.git
synced 2025-11-10 05:49:51 +08:00
7df9945ebe
Change-Id: I67a6919bbbff1d30c7d6cdb257b41c87bad51e7f Signed-off-by: Mateusz Jablonski <mateusz.jablonski@intel.com>
50 lines
1.1 KiB
C++
50 lines
1.1 KiB
C++
/*
|
|
* Copyright (C) 2018-2020 Intel Corporation
|
|
*
|
|
* SPDX-License-Identifier: MIT
|
|
*
|
|
*/
|
|
|
|
#pragma once
|
|
#include "shared/source/helpers/preamble.h"
|
|
|
|
namespace NEO {
|
|
|
|
struct ICLFamily;
|
|
|
|
template <>
|
|
struct L3CNTLREGConfig<IGFX_ICELAKE_LP> {
|
|
static const uint32_t valueForSLM = 0xA0000720u;
|
|
static const uint32_t valueForNoSLM = 0xA0000720u;
|
|
};
|
|
|
|
template <>
|
|
struct L3CNTLRegisterOffset<ICLFamily> {
|
|
static const uint32_t registerOffset = 0x7034;
|
|
};
|
|
|
|
template <>
|
|
struct DebugModeRegisterOffset<ICLFamily> {
|
|
enum {
|
|
registerOffset = 0x20d8,
|
|
debugEnabledValue = (1 << 5) | (1 << 21)
|
|
};
|
|
};
|
|
|
|
namespace gen11HdcModeRegister {
|
|
const uint32_t address = 0xE5F4;
|
|
const uint32_t forceNonCoherentEnableBit = 4;
|
|
} // namespace gen11HdcModeRegister
|
|
|
|
namespace gen11PowerClockStateRegister {
|
|
const uint32_t address = 0x20C8;
|
|
const uint32_t minEuCountShift = 0;
|
|
const uint32_t maxEuCountShift = 4;
|
|
const uint32_t subSliceCountShift = 8;
|
|
const uint32_t sliceCountShift = 12;
|
|
const uint32_t vmeSliceCount = 1;
|
|
const uint32_t enabledValue = 0x80040800u;
|
|
const uint32_t disabledValue = 0x80040800u;
|
|
} // namespace gen11PowerClockStateRegister
|
|
} // namespace NEO
|