James Xiong
e6d9b38e1f
Enable midthread preemption after the setup is completed
...
previous:
enable midthread preemption
<...>
csr base
<...>
pipe control + debug control 2
pipe control + VFE state
after:
<...>
csr base
<...>
pipe control + debug control 2
pipe control + VFE state
enable midthread preemption
This is to avoid a race condition and prevent midthread
preemption until the setup is completed.
Change-Id: Icfc1fc839f89e7c51d8e760e544839639fd7d983
Signed-off-by: James Xiong <james.xiong@intel.com >
2019-10-08 12:16:29 +02:00
..
2019-07-19 07:21:00 +02:00
2019-09-30 16:06:39 +02:00
2019-09-18 05:26:55 +02:00
2019-09-27 09:20:41 +02:00
2019-09-18 19:32:43 +02:00
2019-09-27 09:20:41 +02:00
2019-10-07 10:42:02 +02:00
2019-10-08 12:16:29 +02:00
2018-09-20 18:02:35 +02:00
2019-09-12 15:07:02 +02:00
2019-09-27 10:46:35 +02:00
2019-09-24 06:29:25 +02:00
2019-10-04 11:07:43 +02:00
2019-10-04 14:21:22 +02:00
2019-09-18 05:26:55 +02:00
2019-10-04 13:27:33 +02:00
2019-02-27 11:50:07 +01:00
2019-10-03 13:54:17 +02:00
2019-10-03 13:54:17 +02:00
2019-10-03 13:54:17 +02:00
2019-10-03 13:54:17 +02:00
2019-09-27 09:20:41 +02:00
2019-10-04 14:21:22 +02:00
2019-08-14 14:52:46 +02:00
2018-09-20 18:02:35 +02:00
2019-10-04 14:56:30 +02:00
2019-09-18 05:26:55 +02:00
2019-07-04 15:56:47 +02:00
2019-10-03 13:54:17 +02:00
2019-09-30 19:07:09 +02:00
2019-09-30 19:07:09 +02:00
2019-10-04 14:21:22 +02:00
2019-09-11 10:25:21 +02:00
2019-09-27 10:46:35 +02:00
2019-09-27 09:20:41 +02:00
2019-10-04 11:07:43 +02:00
2019-09-18 05:26:55 +02:00
2019-10-08 12:11:16 +02:00
2019-09-05 16:00:35 +02:00
2019-09-05 16:00:35 +02:00
2019-09-05 16:00:35 +02:00
2019-09-12 15:07:02 +02:00
2019-08-07 10:35:48 -07:00
2019-10-04 11:47:45 +02:00