mirror of https://github.com/openwrt/openwrt.git
generic: 6.12: mtk_eth_soc: adapt downstream SerDes patch
While it will hopefully be replaced soon by an upstream solution for now we keep the downstream SerDes PCS implementation for MT7988A. In order to make it work with upstream mt7988a.dtsi we have to compensate for the changed start address of topmisc which was moved from 0x11d10000 to 0x11d10084 to accomodate a future power domain controller located at 0x11d10000~0x11d10080. Hence we need to change TOP_MISC_NETSYS_PCS_MUX from 0x84 to 0x0, so the Ethernet path/mux selection can work with upstream mt7988a.dtsi. Signed-off-by: Daniel Golle <daniel@makrotopia.org>
This commit is contained in:
parent
d092e7af40
commit
34b176b565
|
@ -695,7 +695,7 @@ Signed-off-by: Daniel Golle <daniel@makrotopia.org>
|
||||||
#define GEPHY_MAC_SEL BIT(1)
|
#define GEPHY_MAC_SEL BIT(1)
|
||||||
|
|
||||||
/* Top misc registers */
|
/* Top misc registers */
|
||||||
+#define TOP_MISC_NETSYS_PCS_MUX 0x84
|
+#define TOP_MISC_NETSYS_PCS_MUX 0x0
|
||||||
+#define NETSYS_PCS_MUX_MASK GENMASK(1, 0)
|
+#define NETSYS_PCS_MUX_MASK GENMASK(1, 0)
|
||||||
+#define MUX_G2_USXGMII_SEL BIT(1)
|
+#define MUX_G2_USXGMII_SEL BIT(1)
|
||||||
+#define MUX_HSGMII1_G1_SEL BIT(0)
|
+#define MUX_HSGMII1_G1_SEL BIT(0)
|
||||||
|
|
Loading…
Reference in New Issue