Virtualization
/
capstone
mirror of https://gitlab.com/qemu-project/capstone.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
capstone/suite/MC/AArch64/faminmax.s.cs

44 lines
2.0 KiB
C#
Raw Normal View History

AArch64 update to LLVM 18 (#2298) * Run clang-format * Remove arm.h header from AArch64 files * Update all AArch64 module files to LLVM-18. * Add check if the differs save file is up-to-date with the current files. * Add new generator for MC test trnaslation. * Fix warnings * Update generated AsmWriter files * Remove unused variable * Change MCPhysReg type to int16_t as LLVM 18 dictates. With LLVM 18 the MCPhysReg value's type is changed to int16_t. If we update modules to LLVM 18, they will generate compiler warnings that uint16_t* should not be casted to int16_t*. This makes changing the all tables to int16_t necessary, because the alternative is to duplicate all MCPhysReg related code. Which is even worse. * Assign enum values to raw_struct member * Add printAdrAdrpLabel def * Add header to regression test files. * Write files to build dir and ignore more parsing errors. * Fix parsing of MC test files. * Reset parser after every block * Add write and patch header step. * Add and update MC tests for AArch64 * Fix clang-tidy warnings * Don't warn about padding issues. They break automatically initialized structs we can not change easily. * Fix: Incorrect access of LLVM instruction descriptions. * Initialize DecoderComplete flag * Add more mapping and flag details * Add function to get MCInstDesc from table * Fix incorrect memory operand access types. * Fix test where memory was not written, ut only read. * Attempt to fix Windows build * Fix 2268 The enum values were different and hence lead to different decoding. * Refactor SME operands. - Splits SME operands in Matrix and Predicate operands. - Fixes general problems of incorrect detections with the vector select/index operands of predicate registers. - Simplifies code. * Fix up typo in WRITE * Print actual path to struct fields * Add Registers of SME operands to the reg-read list * Add tests for SME operands. * Use Capstone reg enum for comparison * Fix tests: 'Vector arra...' to 'operands[x].vas' * Add the developer fuzz option. * Fix Python bindings for SME operands * Fix variable shadowing. * Fix clang-tidy warnings * Add missing break. * Fix varg usage * Brackets for case * Handle AArch64_OP_GROUP_AdrAdrpLabel * Fix endian issue with fuzzing start bytes * Move previous sme.pred to it's own operand type. * Fix calculation for imm ranges * Print list member flag * Fix up operand strings for cstest * Do only a shallow clone of the cmocka stable branch * Fix: Don't categorize ZT0 as a SME matrix operand. * Remove unused code. * Add flag to distinguish Vn and Qn registers. * Add all registers to detail struct, even if emitted in the asm text * Fix: Increment op count after each list member is added. * Remove implicit write to NZCV for MSR Imm instructions. * Handle several alias operands. * Add details for zero alias with za0.h * Add SME tile to write list if written * Add write access flags to operands which are zeroed. * Add SME tests of #2285 * Fix tests with latest syntax changes. * Fix segfault if memory operand is only a label without register. * Fix python bindings * Attempt to fix clang-tidy warning for some configurations. * Add missing test file (accidentially blocked by gitignore.) * Print clang-tidy version before linting. * Update differ save file * Formatting * Use clang-tidy-15 as if possible. * Remove search patterns for MC tests, since they need to be reworked anyways. * Enum to upper case change * Add information to read the OSS fuzz result. * Fix special case of SVE2 operands. Apparently ZT0 registers can an index attached, get which is BOUND to it. We have no "index for reg" field. So it is simply saved as an immediate. * Handle LLVM expressions without asserts. * Ensure choices are always saved. * OP_GROUP enums can't be all upper case because they contain type information. * Fix compatibility header patching * Update saved_choices.json * Allow mode == None in test_corpus
2024-07-08 10:28:54 +08:00
# CS_ARCH_AARCH64, None, None
0xc160b140 == {z0.h-z1.h}, {z0.h-z1.h}, {z0.h-z1.h}
0xc17eb15e == {z30.h-z31.h}, {z30.h-z31.h}, {z30.h-z31.h}
0xc1a0b140 == {z0.s-z1.s}, {z0.s-z1.s}, {z0.s-z1.s}
0xc1beb15e == {z30.s-z31.s}, {z30.s-z31.s}, {z30.s-z31.s}
0xc1e0b140 == {z0.d-z1.d}, {z0.d-z1.d}, {z0.d-z1.d}
0xc1feb15e == {z30.d-z31.d}, {z30.d-z31.d}, {z30.d-z31.d}
0xc160b940 == {z0.h-z3.h}, {z0.h-z3.h}, {z0.h-z3.h}
0xc17cb95c == {z28.h-z31.h}, {z28.h-z31.h}, {z28.h-z31.h}
0xc1a0b940 == {z0.s-z3.s}, {z0.s-z3.s}, {z0.s-z3.s}
0xc1bcb95c == {z28.s-z31.s}, {z28.s-z31.s}, {z28.s-z31.s}
0xc160b940 == {z0.h-z3.h}, {z0.h-z3.h}, {z0.h-z3.h}
0xc17cb95c == {z28.h-z31.h}, {z28.h-z31.h}, {z28.h-z31.h}
0xc160b141 == {z0.h-z1.h}, {z0.h-z1.h}, {z0.h-z1.h}
0xc17eb15f == {z30.h-z31.h}, {z30.h-z31.h}, {z30.h-z31.h}
0xc1a0b141 == {z0.s-z1.s}, {z0.s-z1.s}, {z0.s-z1.s}
0xc1beb15f == {z30.s-z31.s}, {z30.s-z31.s}, {z30.s-z31.s}
0xc1e0b141 == {z0.d-z1.d}, {z0.d-z1.d}, {z0.d-z1.d}
0xc1feb15f == {z30.d-z31.d}, {z30.d-z31.d}, {z30.d-z31.d}
0xc160b941 == {z0.h-z3.h}, {z0.h-z3.h}, {z0.h-z3.h}
0xc17cb95d == {z28.h-z31.h}, {z28.h-z31.h}, {z28.h-z31.h}
0xc1a0b941 == {z0.s-z3.s}, {z0.s-z3.s}, {z0.s-z3.s}
0xc1bcb95d == {z28.s-z31.s}, {z28.s-z31.s}, {z28.s-z31.s}
0xc1e0b941 == {z0.d-z3.d}, {z0.d-z3.d}, {z0.d-z3.d}
0xc1fcb95d == {z28.d-z31.d}, {z28.d-z31.d}, {z28.d-z31.d}
0x654f8020 == z0.h, p0/m, z0.h, z1.h
0x654f8db7 == z23.h, p3/m, z23.h, z13.h
0x654f9fdf == z31.h, p7/m, z31.h, z30.h
0x658f8020 == z0.s, p0/m, z0.s, z1.s
0x658f8db7 == z23.s, p3/m, z23.s, z13.s
0x658f9fdf == z31.s, p7/m, z31.s, z30.s
0x65cf8020 == z0.d, p0/m, z0.d, z1.d
0x65cf8db7 == z23.d, p3/m, z23.d, z13.d
0x65cf9fdf == z31.d, p7/m, z31.d, z30.d
0x654e8020 == z0.h, p0/m, z0.h, z1.h
0x654e8db7 == z23.h, p3/m, z23.h, z13.h
0x654e9fdf == z31.h, p7/m, z31.h, z30.h
0x658e8020 == z0.s, p0/m, z0.s, z1.s
0x658e8db7 == z23.s, p3/m, z23.s, z13.s
0x658e9fdf == z31.s, p7/m, z31.s, z30.s
0x65ce8020 == z0.d, p0/m, z0.d, z1.d
0x65ce8db7 == z23.d, p3/m, z23.d, z13.d
0x65ce9fdf == z31.d, p7/m, z31.d, z30.d