Virtualization
/
capstone
mirror of https://gitlab.com/qemu-project/capstone.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

x86: Fix the operand encoding in the test instruction for reduce set, issue #702

This commit is contained in:
Nguyen Anh Quynh 2017-01-03 01:30:34 +08:00
parent 9de18b3397
commit c1f19ef166
1 changed files with 4 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

8
arch/X86/X86GenDisassemblerTables_reduce.inc
View File

@ -8684,7 +8684,7 @@ static const struct InstructionSpecifier x86DisassemblerInstrSpecifiers[1671] =
/* TEST16rm */ /* TEST16rm */
}, },
{ /* 1518 */ { /* 1518 */
53, 57,
/* TEST16rr */ /* TEST16rr */
}, },
{ /* 1519 */ { /* 1519 */
@ -8712,7 +8712,7 @@ static const struct InstructionSpecifier x86DisassemblerInstrSpecifiers[1671] =
/* TEST32rm */ /* TEST32rm */
}, },
{ /* 1525 */ { /* 1525 */
53, 57,
/* TEST32rr */ /* TEST32rr */
}, },
{ /* 1526 */ { /* 1526 */
@ -8740,7 +8740,7 @@ static const struct InstructionSpecifier x86DisassemblerInstrSpecifiers[1671] =
/* TEST64rm */ /* TEST64rm */
}, },
{ /* 1532 */ { /* 1532 */
33, 60,
/* TEST64rr */ /* TEST64rr */
}, },
{ /* 1533 */ { /* 1533 */
@ -8772,7 +8772,7 @@ static const struct InstructionSpecifier x86DisassemblerInstrSpecifiers[1671] =
/* TEST8rm */ /* TEST8rm */
}, },
{ /* 1540 */ { /* 1540 */
72, 71,
/* TEST8rr */ /* TEST8rr */
}, },
{ /* 1541 */ { /* 1541 */