MdeModulePkg/Sd: wait 1ms before check DATA line in voltage switch proc
According to SD Host Controller 3.0 spec figure 3-10, we have to wait 1ms before checking DAT[3:0] in voltage switch proc Cc: Hao Wu <hao.a.wu@intel.com> Contributed-under: TianoCore Contribution Agreement 1.0 Signed-off-by: Feng Tian <feng.tian@intel.com> Reviewed-by: Hao Wu <hao.a.wu@intel.com>
This commit is contained in:
parent
83ceccabd3
commit
2a8b78cfd5
|
@ -1123,7 +1123,7 @@ SdCardIdentification (
|
||||||
|
|
||||||
SdMmcHcInitClockFreq (PciIo, Slot, Private->Capability[Slot]);
|
SdMmcHcInitClockFreq (PciIo, Slot, Private->Capability[Slot]);
|
||||||
|
|
||||||
gBS->Stall (1);
|
gBS->Stall (1000);
|
||||||
|
|
||||||
SdMmcHcRwMmio (PciIo, Slot, SD_MMC_HC_PRESENT_STATE, TRUE, sizeof (PresentState), &PresentState);
|
SdMmcHcRwMmio (PciIo, Slot, SD_MMC_HC_PRESENT_STATE, TRUE, sizeof (PresentState), &PresentState);
|
||||||
if (((PresentState >> 20) & 0xF) != 0xF) {
|
if (((PresentState >> 20) & 0xF) != 0xF) {
|
||||||
|
|
|
@ -2832,7 +2832,7 @@ SdPeimIdentification (
|
||||||
|
|
||||||
SdPeimHcInitClockFreq (Slot->SdHcBase);
|
SdPeimHcInitClockFreq (Slot->SdHcBase);
|
||||||
|
|
||||||
MicroSecondDelay (1);
|
MicroSecondDelay (1000);
|
||||||
|
|
||||||
SdPeimHcRwMmio (Slot->SdHcBase + SD_HC_PRESENT_STATE, TRUE, sizeof (PresentState), &PresentState);
|
SdPeimHcRwMmio (Slot->SdHcBase + SD_HC_PRESENT_STATE, TRUE, sizeof (PresentState), &PresentState);
|
||||||
if (((PresentState >> 20) & 0xF) != 0xF) {
|
if (((PresentState >> 20) & 0xF) != 0xF) {
|
||||||
|
|
Loading…
Reference in New Issue