Virtualization
/
edk2
mirror of https://gitlab.com/qemu-project/edk2.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

CorebootPayloadPkg: Fix various typos 

Fix various typos in CorebootPayloadPkg.

Contributed-under: TianoCore Contribution Agreement 1.1
Signed-off-by: Coeur <coeur@gmx.fr>
Reviewed-by: Benjamin You <benjamin.you@intel.com>
This commit is contained in:
Antoine Coeur 2019-02-07 00:48:41 +08:00 committed by Benjamin You
parent 2d66393219
commit 68f87b2572
7 changed files with 66 additions and 66 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

8
CorebootPayloadPkg/FbGop/FbGop.c
View File

@ -262,7 +262,7 @@ FbGopDriverBindingStart (
if (IsDevicePathEnd (RemainingDevicePath)) { if (IsDevicePathEnd (RemainingDevicePath)) {
// //
// If RemainingDevicePath is the End of Device Path Node, // If RemainingDevicePath is the End of Device Path Node,
// don't create any child device and return EFI_SUCESS // don't create any child device and return EFI_SUCCESS
Status = EFI_SUCCESS; Status = EFI_SUCCESS;
goto Done; goto Done;
} }
@ -688,7 +688,7 @@ FbGopChildHandleUninstall (
/** /**
Release resource for biso video instance. Release resource for bios video instance.
@param FbGopPrivate Video child device private data structure @param FbGopPrivate Video child device private data structure
@ -703,7 +703,7 @@ FbGopDeviceReleaseResource (
} }
// //
// Release all the resourses occupied by the FB_VIDEO_DEV // Release all the resources occupied by the FB_VIDEO_DEV
// //
// //
@ -1222,7 +1222,7 @@ FbGopVbeBltWorker (
} }
// //
// We need to fill the Virtual Screen buffer with the blt data. // We need to fill the Virtual Screen buffer with the blt data.
// The virtual screen is upside down, as the first row is the bootom row of // The virtual screen is upside down, as the first row is the bottom row of
// the image. // the image.
// //
if (BltOperation == EfiBltVideoToBltBuffer) { if (BltOperation == EfiBltVideoToBltBuffer) {

8
CorebootPayloadPkg/FbGop/FbGop.h
View File

@ -205,7 +205,7 @@ FbGopCheckForVbe (
/** /**
Release resource for biso video instance. Release resource for bios video instance.
@param FbGopPrivate Video child device private data structure @param FbGopPrivate Video child device private data structure
@ -311,9 +311,9 @@ FbGopGraphicsOutputVbeBlt (
/** /**
Grahpics Output protocol instance to block transfer for VGA device. Graphics Output protocol instance to block transfer for VGA device.
@param This Pointer to Grahpics Output protocol instance @param This Pointer to Graphics Output protocol instance
@param BltBuffer The data to transfer to screen @param BltBuffer The data to transfer to screen
@param BltOperation The operation to perform @param BltOperation The operation to perform
@param SourceX The X coordinate of the source for BltOperation @param SourceX The X coordinate of the source for BltOperation
@ -394,7 +394,7 @@ FbGopChildHandleUninstall (
); );
/** /**
Release resource for biso video instance. Release resource for bios video instance.
@param FbGopPrivate Video child device private data structure @param FbGopPrivate Video child device private data structure

2
CorebootPayloadPkg/Library/PciHostBridgeLib/PciHostBridge.h
View File

@ -42,7 +42,7 @@ ScanForRootBridges (
assigned to any subordinate bus found behind any assigned to any subordinate bus found behind any
PCI bridge hanging off this root bus. PCI bridge hanging off this root bus.
The caller is repsonsible for ensuring that The caller is responsible for ensuring that
RootBusNumber <= MaxSubBusNumber. If RootBusNumber <= MaxSubBusNumber. If
RootBusNumber equals MaxSubBusNumber, then the RootBusNumber equals MaxSubBusNumber, then the
root bus has no room for subordinate buses. root bus has no room for subordinate buses.

2
CorebootPayloadPkg/Library/PciHostBridgeLib/PciHostBridgeLib.c
View File

@ -70,7 +70,7 @@ CB_PCI_ROOT_BRIDGE_DEVICE_PATH mRootBridgeDevicePathTemplate = {
assigned to any subordinate bus found behind any assigned to any subordinate bus found behind any
PCI bridge hanging off this root bus. PCI bridge hanging off this root bus.
The caller is repsonsible for ensuring that The caller is responsible for ensuring that
RootBusNumber <= MaxSubBusNumber. If RootBusNumber <= MaxSubBusNumber. If
RootBusNumber equals MaxSubBusNumber, then the RootBusNumber equals MaxSubBusNumber, then the
root bus has no room for subordinate buses. root bus has no room for subordinate buses.

6
CorebootPayloadPkg/Library/PciHostBridgeLib/PciHostBridgeSupport.c
View File

@ -146,7 +146,7 @@ PcatPciRootBridgeBarExisted (
} }
/** /**
Parse PCI bar and collect the assigned PCI resouce information. Parse PCI bar and collect the assigned PCI resource information.
@param[in] Command Supported attributes. @param[in] Command Supported attributes.
@ -397,7 +397,7 @@ ScanForRootBridges (
// //
if (Pci.Bridge.SubordinateBus > SubBus) { if (Pci.Bridge.SubordinateBus > SubBus) {
// //
// If the suborinate bus number of the PCI-PCI bridge is greater // If the subordinate bus number of the PCI-PCI bridge is greater
// than the PCI root bridge's current subordinate bus number, // than the PCI root bridge's current subordinate bus number,
// then update the PCI root bridge's subordinate bus number // then update the PCI root bridge's subordinate bus number
// //
@ -536,7 +536,7 @@ ScanForRootBridges (
// //
// See if the PCI Device is a PCI - ISA or PCI - EISA // See if the PCI Device is a PCI - ISA or PCI - EISA
// or ISA_POSITIVIE_DECODE Bridge device // or ISA_POSITIVE_DECODE Bridge device
// //
if (Pci.Hdr.ClassCode[2] == PCI_CLASS_BRIDGE) { if (Pci.Hdr.ClassCode[2] == PCI_CLASS_BRIDGE) {
if (Pci.Hdr.ClassCode[1] == PCI_CLASS_BRIDGE_ISA || if (Pci.Hdr.ClassCode[1] == PCI_CLASS_BRIDGE_ISA ||

2
CorebootPayloadPkg/Library/PlatformBootManagerLib/PlatformBootManager.c
View File

@ -208,7 +208,7 @@ PlatformBootManagerBeforeConsole (
Signal console ready platform customized event; Signal console ready platform customized event;
Run diagnostics like memory testing; Run diagnostics like memory testing;
Connect certain devices; Connect certain devices;
Dispatch aditional option roms. Dispatch additional option roms.
**/ **/
VOID VOID
EFIAPI EFIAPI

104
CorebootPayloadPkg/Library/PlatformHookLib/PlatformHookLib.c
View File

@ -14,27 +14,27 @@
#include <Base.h> #include <Base.h>
#include <Uefi/UefiBaseType.h> #include <Uefi/UefiBaseType.h>
#include <Library/PciLib.h> #include <Library/PciLib.h>
#include <Library/PlatformHookLib.h> #include <Library/PlatformHookLib.h>
#include <Library/CbParseLib.h> #include <Library/CbParseLib.h>
#include <Library/PcdLib.h> #include <Library/PcdLib.h>
typedef struct { typedef struct {
UINT16 VendorId; ///< Vendor ID to match the PCI device. The value 0xFFFF terminates the list of entries. UINT16 VendorId; ///< Vendor ID to match the PCI device. The value 0xFFFF terminates the list of entries.
UINT16 DeviceId; ///< Device ID to match the PCI device UINT16 DeviceId; ///< Device ID to match the PCI device
UINT32 ClockRate; ///< UART clock rate. Set to 0 for default clock rate of 1843200 Hz UINT32 ClockRate; ///< UART clock rate. Set to 0 for default clock rate of 1843200 Hz
UINT64 Offset; ///< The byte offset into to the BAR UINT64 Offset; ///< The byte offset into to the BAR
UINT8 BarIndex; ///< Which BAR to get the UART base address UINT8 BarIndex; ///< Which BAR to get the UART base address
UINT8 RegisterStride; ///< UART register stride in bytes. Set to 0 for default register stride of 1 byte. UINT8 RegisterStride; ///< UART register stride in bytes. Set to 0 for default register stride of 1 byte.
UINT16 ReceiveFifoDepth; ///< UART receive FIFO depth in bytes. Set to 0 for a default FIFO depth of 16 bytes. UINT16 ReceiveFifoDepth; ///< UART receive FIFO depth in bytes. Set to 0 for a default FIFO depth of 16 bytes.
UINT16 TransmitFifoDepth; ///< UART transmit FIFO depth in bytes. Set to 0 for a default FIFO depth of 16 bytes. UINT16 TransmitFifoDepth; ///< UART transmit FIFO depth in bytes. Set to 0 for a default FIFO depth of 16 bytes.
UINT8 Reserved[2]; UINT8 Reserved[2];
} PCI_SERIAL_PARAMETER; } PCI_SERIAL_PARAMETER;
/** /**
Performs platform specific initialization required for the CPU to access Performs platform specific initialization required for the CPU to access
the hardware associated with a SerialPortLib instance. This function does the hardware associated with a SerialPortLib instance. This function does
not intiailzie the serial port hardware itself. Instead, it initializes not initialize the serial port hardware itself. Instead, it initializes
hardware devices that are required for the CPU to access the serial port hardware devices that are required for the CPU to access the serial port
hardware. This function may be called more than once. hardware. This function may be called more than once.
@ -51,16 +51,16 @@ PlatformHookSerialPortInitialize (
RETURN_STATUS Status; RETURN_STATUS Status;
UINT32 SerialRegBase; UINT32 SerialRegBase;
UINT32 SerialRegAccessType; UINT32 SerialRegAccessType;
UINT32 BaudRate; UINT32 BaudRate;
UINT32 RegWidth; UINT32 RegWidth;
UINT32 InputHertz; UINT32 InputHertz;
UINT32 PayloadParam; UINT32 PayloadParam;
UINT32 DeviceVendor; UINT32 DeviceVendor;
PCI_SERIAL_PARAMETER *SerialParam; PCI_SERIAL_PARAMETER *SerialParam;
Status = CbParseSerialInfo (&SerialRegBase, &SerialRegAccessType, Status = CbParseSerialInfo (&SerialRegBase, &SerialRegAccessType,
&RegWidth, &BaudRate, &InputHertz, &RegWidth, &BaudRate, &InputHertz,
&PayloadParam); &PayloadParam);
if (RETURN_ERROR (Status)) { if (RETURN_ERROR (Status)) {
return Status; return Status;
} }
@ -78,34 +78,34 @@ PlatformHookSerialPortInitialize (
return Status; return Status;
} }
Status = PcdSet32S (PcdSerialRegisterStride, RegWidth); Status = PcdSet32S (PcdSerialRegisterStride, RegWidth);
if (RETURN_ERROR (Status)) { if (RETURN_ERROR (Status)) {
return Status; return Status;
} }
Status = PcdSet32S (PcdSerialBaudRate, BaudRate); Status = PcdSet32S (PcdSerialBaudRate, BaudRate);
if (RETURN_ERROR (Status)) { if (RETURN_ERROR (Status)) {
return Status; return Status;
} }
Status = PcdSet64S (PcdUartDefaultBaudRate, BaudRate); Status = PcdSet64S (PcdUartDefaultBaudRate, BaudRate);
if (RETURN_ERROR (Status)) { if (RETURN_ERROR (Status)) {
return Status; return Status;
} }
Status = PcdSet32S (PcdSerialClockRate, InputHertz); Status = PcdSet32S (PcdSerialClockRate, InputHertz);
if (RETURN_ERROR (Status)) { if (RETURN_ERROR (Status)) {
return Status; return Status;
} }
if (PayloadParam >= 0x80000000) { if (PayloadParam >= 0x80000000) {
DeviceVendor = PciRead32 (PayloadParam & 0x0ffff000); DeviceVendor = PciRead32 (PayloadParam & 0x0ffff000);
SerialParam = PcdGetPtr(PcdPciSerialParameters); SerialParam = PcdGetPtr(PcdPciSerialParameters);
SerialParam->VendorId = (UINT16)DeviceVendor; SerialParam->VendorId = (UINT16)DeviceVendor;
SerialParam->DeviceId = DeviceVendor >> 16; SerialParam->DeviceId = DeviceVendor >> 16;
SerialParam->ClockRate = InputHertz; SerialParam->ClockRate = InputHertz;
SerialParam->RegisterStride = (UINT8)RegWidth; SerialParam->RegisterStride = (UINT8)RegWidth;
} }
return RETURN_SUCCESS; return RETURN_SUCCESS;
} }