Virtualization/openbios
1
0
Fork 0
mirror of https://gitlab.com/qemu-project/openbios.git synced 2024-02-13 08:34:06 +08:00
Code Issues Projects Releases Wiki Activity

Enable Sparc64 PCI probing, use probed display but not IDE

Browse Source 
git-svn-id: svn://coreboot.org/openbios/openbios-devel@376 f158a5a8-5612-0410-a976-696ce0be7e32
This commit is contained in:
Blue Swirl
2009-01-09 21:00:38 +00:00
parent bc7a813d71
commit 0c3877f095
8 changed files with 58 additions and 237 deletions
Download Patch File Download Diff File Expand all files Collapse all files

20
include/sparc64/io.h
View File

@@ -33,9 +33,7 @@ pa2va(unsigned long pa)
#ifndef BOOTSTRAP
#ifndef _IO_BASE
#define _IO_BASE 0x1fe02000000ULL
#endif
extern unsigned long isa_io_base;
/*
* The insw/outsw/insl/outsl macros don't do byte-swapping.
@@ -43,15 +41,15 @@ pa2va(unsigned long pa)
* are arrays of bytes, and byte-swapping is not appropriate in
* that case. - paulus
*/
#define insw(port, buf, ns) _insw_ns((uint16_t *)((port)+_IO_BASE), (buf), (ns))
#define outsw(port, buf, ns) _outsw_ns((uint16_t *)((port)+_IO_BASE), (buf), (ns))
#define insw(port, buf, ns) _insw_ns((uint16_t *)((port)+isa_io_base), (buf), (ns))
#define outsw(port, buf, ns) _outsw_ns((uint16_t *)((port)+isa_io_base), (buf), (ns))
#define inb(port) in_8((uint8_t *)((port)+_IO_BASE))
#define outb(val, port) out_8((uint8_t *)((port)+_IO_BASE), (val))
#define inw(port) in_le16((uint16_t *)((port)+_IO_BASE))
#define outw(val, port) out_le16((uint16_t *)((port)+_IO_BASE), (val))
#define inl(port) in_le32((uint32_t *)((port)+_IO_BASE))
#define outl(val, port) out_le32((uint32_t *)((port)+_IO_BASE), (val))
#define inb(port) in_8((uint8_t *)((port)+isa_io_base))
#define outb(val, port) out_8((uint8_t *)((port)+isa_io_base), (val))
#define inw(port) in_be16((uint16_t *)((port)+isa_io_base))
#define outw(val, port) out_be16((uint16_t *)((port)+isa_io_base), (val))
#define inl(port) in_be32((uint32_t *)((port)+isa_io_base))
#define outl(val, port) out_be32((uint32_t *)((port)+isa_io_base), (val))
/*
* 8, 16 and 32 bit, big and little endian I/O operations, with barrier.