Virtualization/openbios
1
0
Fork 0
mirror of https://gitlab.com/qemu-project/openbios.git synced 2024-02-13 08:34:06 +08:00
Code Issues Projects Releases Wiki Activity

Blueswirl's serial patch

Browse Source 
git-svn-id: svn://coreboot.org/openbios/openbios-devel@84 f158a5a8-5612-0410-a976-696ce0be7e32
This commit is contained in:
Stefan Reinauer
2006-09-14 15:08:45 +00:00
parent 1a34b8a360
commit 8dafee5941
3 changed files with 22 additions and 7 deletions
Download Patch File Download Diff File Expand all files Collapse all files

25
arch/sparc32/console.c
View File

@@ -33,9 +33,17 @@
/* Write Register 3 */ /* Write Register 3 */
#define RxENAB 0x1 /* Rx Enable */ #define RxENAB 0x1 /* Rx Enable */
#define Rx8 0xc0 /* Rx 8 Bits/Character */
/* Write Register 4 */
#define SB1 0x4 /* 1 stop bit/char */
#define X16CLK 0x40 /* x16 clock mode */
/* Write Register 5 */ /* Write Register 5 */
#define RTS 0x2 /* RTS */
#define TxENAB 0x8 /* Tx Enable */ #define TxENAB 0x8 /* Tx Enable */
#define Tx8 0x60 /* Tx 8 bits/character */
#define DTR 0x80 /* DTR */
/* Write Register 14 (Misc control bits) */ /* Write Register 14 (Misc control bits) */
#define BRENAB 1 /* Baud rate generator enable */ #define BRENAB 1 /* Baud rate generator enable */
@@ -65,11 +73,9 @@ static void uart_putchar(int port, unsigned char c)
static void uart_init_line(int port, unsigned long baud) static void uart_init_line(int port, unsigned long baud)
{ {
outb(3, CTRL(port)); // reg 3 outb(4, CTRL(port)); // reg 4
outb(RxENAB, CTRL(port)); // enable rx outb(SB1 | X16CLK, CTRL(port)); // no parity, async, 1 stop
// bit, 16x clock
outb(5, CTRL(port)); // reg 5
outb(TxENAB, CTRL(port)); // enable tx
baud = BPS_TO_BRG(baud, ZS_CLOCK / ZS_CLOCK_DIVISOR); baud = BPS_TO_BRG(baud, ZS_CLOCK / ZS_CLOCK_DIVISOR);
@@ -79,6 +85,15 @@ static void uart_init_line(int port, unsigned long baud)
outb((baud >> 8) & 0xff, CTRL(port)); outb((baud >> 8) & 0xff, CTRL(port));
outb(14, CTRL(port)); // reg 14 outb(14, CTRL(port)); // reg 14
outb(BRSRC | BRENAB, CTRL(port)); outb(BRSRC | BRENAB, CTRL(port));
outb(3, CTRL(port)); // reg 3
outb(RxENAB | Rx8, CTRL(port)); // enable rx, 8 bits/char
outb(5, CTRL(port)); // reg 5
outb(RTS | TxENAB | Tx8 | DTR, CTRL(port)); // enable tx, 8
// bits/char, set
// RTS & DTR
} }
int uart_init(int port, unsigned long speed) int uart_init(int port, unsigned long speed)

2
config/examples/cross-sparc32_config.xml
View File

@@ -32,7 +32,7 @@
<option name="CONFIG_DEBUG_OBP" type="boolean" value="false"/> <option name="CONFIG_DEBUG_OBP" type="boolean" value="false"/>
<option name="CONFIG_DEBUG_IOMMU" type="boolean" value="false"/> <option name="CONFIG_DEBUG_IOMMU" type="boolean" value="false"/>
<option name="CONFIG_SERIAL_PORT" type="integer" value="0"/> <option name="CONFIG_SERIAL_PORT" type="integer" value="0"/>
<option name="CONFIG_SERIAL_SPEED" type="integer" value="115200"/> <option name="CONFIG_SERIAL_SPEED" type="integer" value="9600"/>
<!-- Module Configuration --> <!-- Module Configuration -->

2
config/examples/sparc32_config.xml
View File

@@ -32,7 +32,7 @@
<option name="CONFIG_DEBUG_OBP" type="boolean" value="false"/> <option name="CONFIG_DEBUG_OBP" type="boolean" value="false"/>
<option name="CONFIG_DEBUG_IOMMU" type="boolean" value="false"/> <option name="CONFIG_DEBUG_IOMMU" type="boolean" value="false"/>
<option name="CONFIG_SERIAL_PORT" type="integer" value="0"/> <option name="CONFIG_SERIAL_PORT" type="integer" value="0"/>
<option name="CONFIG_SERIAL_SPEED" type="integer" value="115200"/> <option name="CONFIG_SERIAL_SPEED" type="integer" value="9600"/>
<!-- Module Configuration --> <!-- Module Configuration -->