docs: pmu: fix Unmatched example typo
bitmap for MHPMCOUNTERx should be 0x18 and not 0x0c, we check against SBI_PMU_FIXED_CTR_MASK which assumes than first 3 bits are dedicated to mcycle, mtime and minstret, u74 has 2 hardware counters. Reported-by: Zhang Xin <zhangxin.xa@gmail.com> Signed-off-by: Nikita Shubin <n.shubin@yadro.com> Reviewed-by: Anup Patel <anup@brainfault.org>
This commit is contained in:
parent
5019fd124b
commit
d32b0a92db
|
@ -93,8 +93,8 @@ pmu {
|
|||
*/
|
||||
pmu {
|
||||
compatible = "riscv,pmu";
|
||||
riscv,raw-event-to-mhpmcounters = <0x0 0x0 0xffffffff 0xfc0000ff 0xc>,
|
||||
<0x0 0x1 0xffffffff 0xfff800ff 0xc>,
|
||||
<0x0 0x2 0xffffffff 0xffffe0ff 0xc>;
|
||||
riscv,raw-event-to-mhpmcounters = <0x0 0x0 0xffffffff 0xfc0000ff 0x18>,
|
||||
<0x0 0x1 0xffffffff 0xfff800ff 0x18>,
|
||||
<0x0 0x2 0xffffffff 0xffffe0ff 0x18>;
|
||||
};
|
||||
```
|
||||
|
|
Loading…
Reference in New Issue