intel/compute-runtime
1
0
Fork 0
mirror of https://github.com/intel/compute-runtime.git synced 2025-12-21 01:04:57 +08:00
Code Issues Packages Projects Releases Wiki Activity

performance: add debug flag to disable l1 flush

Browse Source 
Signed-off-by: Michal Mrozek <michal.mrozek@intel.com>
This commit is contained in:
Michal Mrozek
2024-07-10 16:38:13 +00:00
committed by Compute-Runtime-Automation
parent 51a9aa792f
commit 05eb4e7a0d
8 changed files with 137 additions and 3 deletions
Download Patch File Download Diff File Expand all files Collapse all files

9
shared/source/command_container/command_encoder_xehp_and_later.inl
View File

@@ -438,6 +438,11 @@ void EncodeDispatchKernel<Family>::setupPostSyncForRegularEvent(WalkerType &walk
postSync.setDataportPipelineFlush(true);
postSync.setDataportSubsliceCacheFlush(true);
if (NEO::debugManager.flags.ForcePostSyncL1Flush.get() != -1) {
postSync.setDataportPipelineFlush(!!NEO::debugManager.flags.ForcePostSyncL1Flush.get());
postSync.setDataportSubsliceCacheFlush(!!NEO::debugManager.flags.ForcePostSyncL1Flush.get());
}
auto operationType = POSTSYNC_DATA::OPERATION_WRITE_IMMEDIATE_DATA;
uint64_t gpuVa = args.eventAddress;
uint64_t immData = args.postSyncImmValue;
@@ -468,6 +473,10 @@ void EncodeDispatchKernel<Family>::setupPostSyncForInOrderExec(WalkerType &walke
postSync.setDataportPipelineFlush(true);
postSync.setDataportSubsliceCacheFlush(true);
if (NEO::debugManager.flags.ForcePostSyncL1Flush.get() != -1) {
postSync.setDataportPipelineFlush(!!NEO::debugManager.flags.ForcePostSyncL1Flush.get());
postSync.setDataportSubsliceCacheFlush(!!NEO::debugManager.flags.ForcePostSyncL1Flush.get());
}
uint64_t gpuVa = args.inOrderExecInfo->getBaseDeviceAddress() + args.inOrderExecInfo->getAllocationOffset();