intel/compute-runtime
1
0
Fork 0
mirror of https://github.com/intel/compute-runtime.git synced 2026-01-03 23:03:02 +08:00
Code Issues Packages Projects Releases Wiki Activity

Update GEN12LP commands 5/n

Browse Source 
- MEDIA_SURFACE_STATE
- PIPE_CONTROL
- MI_SEMAPHORE_WAIT
- MI_STORE_DATA_IMM

Related-To: NEO-3861
Change-Id: Ia8d6fe4364ea51d77a91776d055854eecbfc0939
Signed-off-by: Gibala Krzysztof <krzysztof.gibala@intel.com>
This commit is contained in:
Gibala Krzysztof
2019-10-29 10:41:06 +01:00
committed by sys_ocldev
parent bfed9d04cb
commit 127654a340
3 changed files with 179 additions and 162 deletions
Download Patch File Download Diff File Expand all files Collapse all files

4
unit_tests/gen12lp/command_stream_receiver_hw_tests_gen12lp.cpp
View File

@@ -50,7 +50,7 @@ GEN12LPTEST_F(CommandStreamReceiverHwTestGen12lp, givenPreambleSentWhenL3ConfigR
GEN12LPTEST_F(CommandStreamReceiverHwTestGen12lp, whenProgrammingMiSemaphoreWaitThenSetRegisterPollModeMemoryPoll) {
using MI_SEMAPHORE_WAIT = typename FamilyType::MI_SEMAPHORE_WAIT;
MI_SEMAPHORE_WAIT miSemaphoreWait = FamilyType::cmdInitMiSemaphoreWait;
EXPECT_EQ(MI_SEMAPHORE_WAIT::REGISTER_POLL_MODE::REGISTER_POLL_MODE_MEMORY_POLL, miSemaphoreWait.getRegisterPollMode());
EXPECT_EQ(MI_SEMAPHORE_WAIT::REGISTER_POLL_MODE::REGISTER_POLL_MODE_REGISTER_POLL, miSemaphoreWait.getRegisterPollMode());
}
using CommandStreamReceiverFlushTaskTests = UltCommandStreamReceiverTest;
@@ -71,5 +71,5 @@ GEN12LPTEST_F(UltCommandStreamReceiverTest, givenStateBaseAddressWhenItIsRequire
EXPECT_TRUE(pipeControlCmd->getDcFlushEnable());
const bool expectedHdcFlushEnable = SpecialUltHelperGen12lp::shouldEnableHdcFlush(::productFamily);
EXPECT_EQ(expectedHdcFlushEnable, pipeControlCmd->getHdcFlushEnable());
EXPECT_EQ(expectedHdcFlushEnable, pipeControlCmd->getHdcPipelineFlush());
}