mirror of
https://github.com/intel/compute-runtime.git
synced 2025-12-23 11:03:02 +08:00
Do not insert PipeControl WA or DC Flush when not needed
Change-Id: I71030273708f243324a566232528bce00a0361df Signed-off-by: Maciej Dziuban <maciej.dziuban@intel.com>
This commit is contained in:
committed by
sys_ocldev
parent
ee9eb8df83
commit
33c07c875f
@@ -1,5 +1,5 @@
|
||||
/*
|
||||
* Copyright (C) 2017-2018 Intel Corporation
|
||||
* Copyright (C) 2017-2019 Intel Corporation
|
||||
*
|
||||
* SPDX-License-Identifier: MIT
|
||||
*
|
||||
@@ -1001,17 +1001,17 @@ HWCMDTEST_F(IGFX_GEN8_CORE, EnqueueMapImageTypeTest, blockingEnqueueRequiresPCWi
|
||||
auto *cmd = (PIPE_CONTROL *)*itorCmd;
|
||||
EXPECT_NE(cmdList.end(), itorCmd);
|
||||
|
||||
if (::renderCoreFamily != IGFX_GEN8_CORE) {
|
||||
// SKL+: two PIPE_CONTROLs following GPGPU_WALKER: first has DcFlush and second has Write HwTag
|
||||
EXPECT_TRUE(cmd->getDcFlushEnable());
|
||||
if (::renderCoreFamily == IGFX_GEN9_CORE) {
|
||||
// SKL: two PIPE_CONTROLs following GPGPU_WALKER: first has DcFlush and second has Write HwTag
|
||||
EXPECT_FALSE(cmd->getDcFlushEnable());
|
||||
// Move to next PPC
|
||||
auto itorCmdP = ++((GenCmdList::iterator)itorCmd);
|
||||
EXPECT_NE(cmdList.end(), itorCmdP);
|
||||
auto itorCmd2 = find<PIPE_CONTROL *>(itorCmdP, cmdList.end());
|
||||
cmd = (PIPE_CONTROL *)*itorCmd2;
|
||||
EXPECT_FALSE(cmd->getDcFlushEnable());
|
||||
EXPECT_TRUE(cmd->getDcFlushEnable());
|
||||
} else {
|
||||
// BDW: single PIPE_CONTROL following GPGPU_WALKER has DcFlush and Write HwTag
|
||||
// single PIPE_CONTROL following GPGPU_WALKER has DcFlush and Write HwTag
|
||||
EXPECT_TRUE(cmd->getDcFlushEnable());
|
||||
}
|
||||
}
|
||||
|
||||
Reference in New Issue
Block a user