intel/compute-runtime
1
0
Fork 0
mirror of https://github.com/intel/compute-runtime.git synced 2025-12-25 21:42:53 +08:00
Code Issues Packages Projects Releases Wiki Activity

Force stateless addressing mode for PVC

Browse Source 
PVC will support buffers greater than 4GB, hence we have to
use stateless accessing mode as default.

Signed-off-by: Kopryk, Kamil <kamil.kopryk@intel.com>
This commit is contained in:
Kopryk, Kamil
2021-12-28 22:17:46 +00:00
committed by Compute-Runtime-Automation
parent 67fff7fc51
commit 446a78a134
18 changed files with 99 additions and 19 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
shared/source/helpers/compiler_hw_info_config.h
View File

@@ -26,6 +26,7 @@ class CompilerHwInfoConfig {
virtual bool isMidThreadPreemptionSupported(const HardwareInfo &hwInfo) const = 0;
virtual bool isForceEmuInt32DivRemSPRequired() const = 0;
virtual bool isStatelessToStatefulBufferOffsetSupported() const = 0;
virtual bool isForceToStatelessRequired() const = 0;
};
template <PRODUCT_FAMILY gfxProduct>
@@ -39,6 +40,7 @@ class CompilerHwInfoConfigHw : public CompilerHwInfoConfig {
bool isMidThreadPreemptionSupported(const HardwareInfo &hwInfo) const override;
bool isForceEmuInt32DivRemSPRequired() const override;
bool isStatelessToStatefulBufferOffsetSupported() const override;
bool isForceToStatelessRequired() const override;
protected:
CompilerHwInfoConfigHw() = default;

5
shared/source/helpers/compiler_hw_info_config_bdw_and_later.inl
View File

@@ -16,4 +16,9 @@ bool CompilerHwInfoConfigHw<gfxProduct>::isMidThreadPreemptionSupported(const Ha
return hwInfo.featureTable.flags.ftrGpGpuMidThreadLevelPreempt;
}
template <PRODUCT_FAMILY gfxProduct>
bool CompilerHwInfoConfigHw<gfxProduct>::isForceToStatelessRequired() const {
return false;
}
} // namespace NEO