intel/compute-runtime
1
0
Fork 0
mirror of https://github.com/intel/compute-runtime.git synced 2026-01-11 00:10:58 +08:00
Code Issues Packages Projects Releases Wiki Activity

Add support for queue groups (1/N)

Browse Source 
Change-Id: If4763dcb749acc8a6fd68714119808286306410f
Signed-off: Jaime Arteaga <jaime.a.arteaga.molina@intel.com>
This commit is contained in:
Jaime Arteaga
2020-07-28 01:36:52 -07:00
parent b4577ade07
commit 4ca4100a9a
10 changed files with 285 additions and 8 deletions
Download Patch File Download Diff File Expand all files Collapse all files

14
shared/source/gen12lp/hw_helper_gen12lp.cpp
View File

@@ -160,6 +160,20 @@ const HwHelper::EngineInstancesContainer HwHelperHw<Family>::getGpgpuEngineInsta
return engines;
};
template <>
void HwHelperHw<Family>::addEngineToEngineGroup(std::vector<std::vector<EngineControl>> &engineGroups,
EngineControl &engine, const HardwareInfo &hwInfo) const {
if (engine.engineType == aub_stream::ENGINE_RCS) {
engineGroups[static_cast<uint32_t>(EngineGroupType::RenderCompute)].push_back(engine);
}
if (engine.engineType == aub_stream::ENGINE_CCS) {
engineGroups[static_cast<uint32_t>(EngineGroupType::Compute)].push_back(engine);
}
if (engine.engineType == aub_stream::ENGINE_BCS) {
engineGroups[static_cast<uint32_t>(EngineGroupType::Copy)].push_back(engine);
}
}
template <>
void MemorySynchronizationCommands<Family>::addPipeControlWA(LinearStream &commandStream, uint64_t gpuAddress, const HardwareInfo &hwInfo) {
using PIPE_CONTROL = typename Family::PIPE_CONTROL;