intel/compute-runtime
1
0
Fork 0
mirror of https://github.com/intel/compute-runtime.git synced 2025-12-21 01:04:57 +08:00
Code Issues Packages Projects Releases Wiki Activity

Refactor surface state programming, add enum value for default halign value

Browse Source 
Related-To: NEO-6466
Signed-off-by: Mateusz Jablonski <mateusz.jablonski@intel.com>
This commit is contained in:
Mateusz Jablonski
2022-01-19 12:50:29 +00:00
committed by Compute-Runtime-Automation
parent 5ca6d1047c
commit 5cd76aef6a
18 changed files with 31 additions and 25 deletions
Download Patch File Download Diff File Expand all files Collapse all files

3
shared/source/generated/gen11/hw_cmds_generated_gen11.inl
View File

@@ -1,5 +1,5 @@
/*
* Copyright (C) 2019-2021 Intel Corporation
* Copyright (C) 2019-2022 Intel Corporation
*
* SPDX-License-Identifier: MIT
*
@@ -2177,6 +2177,7 @@ typedef struct tagRENDER_SURFACE_STATE {
SURFACE_HORIZONTAL_ALIGNMENT_HALIGN_4 = 0x1,
SURFACE_HORIZONTAL_ALIGNMENT_HALIGN_8 = 0x2,
SURFACE_HORIZONTAL_ALIGNMENT_HALIGN_16 = 0x3,
SURFACE_HORIZONTAL_ALIGNMENT_HALIGN_DEFAULT = SURFACE_HORIZONTAL_ALIGNMENT_HALIGN_4,
} SURFACE_HORIZONTAL_ALIGNMENT;
typedef enum tagSURFACE_VERTICAL_ALIGNMENT {
SURFACE_VERTICAL_ALIGNMENT_VALIGN_4 = 0x1,

3
shared/source/generated/gen12lp/hw_cmds_generated_gen12lp.inl
View File

@@ -1,5 +1,5 @@
/*
* Copyright (C) 2019-2021 Intel Corporation
* Copyright (C) 2019-2022 Intel Corporation
*
* SPDX-License-Identifier: MIT
*
@@ -1964,6 +1964,7 @@ typedef struct tagRENDER_SURFACE_STATE {
SURFACE_HORIZONTAL_ALIGNMENT_HALIGN_4 = 0x1,
SURFACE_HORIZONTAL_ALIGNMENT_HALIGN_8 = 0x2,
SURFACE_HORIZONTAL_ALIGNMENT_HALIGN_16 = 0x3,
SURFACE_HORIZONTAL_ALIGNMENT_HALIGN_DEFAULT = SURFACE_HORIZONTAL_ALIGNMENT_HALIGN_4,
} SURFACE_HORIZONTAL_ALIGNMENT;
typedef enum tagSURFACE_VERTICAL_ALIGNMENT {
SURFACE_VERTICAL_ALIGNMENT_VALIGN_4 = 0x1,

3
shared/source/generated/gen8/hw_cmds_generated_gen8.inl
View File

@@ -1,5 +1,5 @@
/*
* Copyright (C) 2019-2021 Intel Corporation
* Copyright (C) 2019-2022 Intel Corporation
*
* SPDX-License-Identifier: MIT
*
@@ -2186,6 +2186,7 @@ typedef struct tagRENDER_SURFACE_STATE {
SURFACE_HORIZONTAL_ALIGNMENT_HALIGN_4 = 0x1,
SURFACE_HORIZONTAL_ALIGNMENT_HALIGN_8 = 0x2,
SURFACE_HORIZONTAL_ALIGNMENT_HALIGN_16 = 0x3,
SURFACE_HORIZONTAL_ALIGNMENT_HALIGN_DEFAULT = SURFACE_HORIZONTAL_ALIGNMENT_HALIGN_4,
} SURFACE_HORIZONTAL_ALIGNMENT;
typedef enum tagSURFACE_VERTICAL_ALIGNMENT {
SURFACE_VERTICAL_ALIGNMENT_VALIGN_4 = 0x1,

3
shared/source/generated/gen9/hw_cmds_generated_gen9.inl
View File

@@ -1,5 +1,5 @@
/*
* Copyright (C) 2019-2021 Intel Corporation
* Copyright (C) 2019-2022 Intel Corporation
*
* SPDX-License-Identifier: MIT
*
@@ -2260,6 +2260,7 @@ typedef struct tagRENDER_SURFACE_STATE {
SURFACE_HORIZONTAL_ALIGNMENT_HALIGN_4 = 0x1,
SURFACE_HORIZONTAL_ALIGNMENT_HALIGN_8 = 0x2,
SURFACE_HORIZONTAL_ALIGNMENT_HALIGN_16 = 0x3,
SURFACE_HORIZONTAL_ALIGNMENT_HALIGN_DEFAULT = SURFACE_HORIZONTAL_ALIGNMENT_HALIGN_4,
} SURFACE_HORIZONTAL_ALIGNMENT;
typedef enum tagSURFACE_VERTICAL_ALIGNMENT {
SURFACE_VERTICAL_ALIGNMENT_VALIGN_4 = 0x1,

1
shared/source/generated/xe_hp_core/hw_cmds_generated_xe_hp_core.inl
View File

@@ -1565,6 +1565,7 @@ typedef struct tagRENDER_SURFACE_STATE {
SURFACE_HORIZONTAL_ALIGNMENT_HALIGN_4 = 0x1,
SURFACE_HORIZONTAL_ALIGNMENT_HALIGN_8 = 0x2,
SURFACE_HORIZONTAL_ALIGNMENT_HALIGN_16 = 0x3,
SURFACE_HORIZONTAL_ALIGNMENT_HALIGN_DEFAULT = SURFACE_HORIZONTAL_ALIGNMENT_HALIGN_4,
} SURFACE_HORIZONTAL_ALIGNMENT;
typedef enum tagSURFACE_VERTICAL_ALIGNMENT {
SURFACE_VERTICAL_ALIGNMENT_VALIGN_4 = 0x1,

1
shared/source/generated/xe_hpc_core/hw_cmds_generated_xe_hpc_core.inl
View File

@@ -1629,6 +1629,7 @@ typedef struct tagRENDER_SURFACE_STATE {
SURFACE_HORIZONTAL_ALIGNMENT_HALIGN_4 = 0x1,
SURFACE_HORIZONTAL_ALIGNMENT_HALIGN_8 = 0x2,
SURFACE_HORIZONTAL_ALIGNMENT_HALIGN_16 = 0x3,
SURFACE_HORIZONTAL_ALIGNMENT_HALIGN_DEFAULT = SURFACE_HORIZONTAL_ALIGNMENT_HALIGN_4,
} SURFACE_HORIZONTAL_ALIGNMENT;
typedef enum tagSURFACE_VERTICAL_ALIGNMENT {
SURFACE_VERTICAL_ALIGNMENT_VALIGN_4 = 0x1,

2
shared/source/generated/xe_hpg_core/hw_cmds_generated_xe_hpg_core.inl
View File

@@ -1367,7 +1367,7 @@ typedef struct tagRENDER_SURFACE_STATE {
SURFACE_HORIZONTAL_ALIGNMENT_HALIGN_32 = 0x1,
SURFACE_HORIZONTAL_ALIGNMENT_HALIGN_64 = 0x2,
SURFACE_HORIZONTAL_ALIGNMENT_HALIGN_128 = 0x3,
SURFACE_HORIZONTAL_ALIGNMENT_HALIGN_4 = 0x1, // patched
SURFACE_HORIZONTAL_ALIGNMENT_HALIGN_DEFAULT = SURFACE_HORIZONTAL_ALIGNMENT_HALIGN_32,
} SURFACE_HORIZONTAL_ALIGNMENT;
typedef enum tagSURFACE_VERTICAL_ALIGNMENT {
SURFACE_VERTICAL_ALIGNMENT_VALIGN_4 = 0x1,