intel/compute-runtime
1
0
Fork 0
mirror of https://github.com/intel/compute-runtime.git synced 2026-01-05 17:41:26 +08:00
Code Issues Packages Projects Releases Wiki Activity

fix dg2: restore logic of setting number of L3 bank count

Browse Source 
this commit reverts this logic from 5b2e1f619c

Signed-off-by: Mateusz Jablonski <mateusz.jablonski@intel.com>
This commit is contained in:
Mateusz Jablonski
2023-03-13 10:50:32 +00:00
committed by Compute-Runtime-Automation
parent 3cfba5b73d
commit 7e46668fc7
1 changed files with 1 additions and 1 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
shared/source/xe_hpg_core/hw_info_dg2.cpp
View File

@@ -169,9 +169,9 @@ void Dg2HwConfig::setupHardwareInfo(HardwareInfo *hwInfo, bool setupFeatureTable
gtSysInfo->MaxSlicesSupported = gtSysInfo->SliceCount;
gtSysInfo->MaxSubSlicesSupported = gtSysInfo->SubSliceCount;
gtSysInfo->IsDynamicallyPopulated = true;
gtSysInfo->L3BankCount = 1;
}
gtSysInfo->L3CacheSizeInKb = 1;
gtSysInfo->L3BankCount = 1;
gtSysInfo->CCSInfo.IsValid = true;
gtSysInfo->CCSInfo.NumberOfCCSEnabled = 1;