intel/compute-runtime
1
0
Fork 0
mirror of https://github.com/intel/compute-runtime.git synced 2025-12-28 08:37:12 +08:00
Code Issues Packages Projects Releases Wiki Activity

refactor: remove not needed patch preamble function

Browse Source 
Related-To: NEO-16434

Signed-off-by: Zbigniew Zdanowicz <zbigniew.zdanowicz@intel.com>
This commit is contained in:
Zbigniew Zdanowicz
2025-10-22 16:08:53 +00:00
committed by Compute-Runtime-Automation
parent a84629c8b3
commit 9474d455b1
6 changed files with 35 additions and 35 deletions
Download Patch File Download Diff File Expand all files Collapse all files

5
level_zero/core/source/cmdqueue/cmdqueue.cpp
View File

@@ -407,9 +407,4 @@ void CommandQueueImp::makeResidentForResidencyContainer(const NEO::ResidencyCont
}
}
bool CommandQueueImp::checkNeededPatchPreambleWait(CommandList *commandList) {
uint64_t tagGpuAddress = commandList->getLatestTagGpuAddress();
return this->saveWaitForPreamble && (tagGpuAddress != 0) && (getCsr()->getTagAllocation()->getGpuAddress() != tagGpuAddress);
}
} // namespace L0

3
level_zero/core/source/cmdqueue/cmdqueue_hw.h
View File

@@ -119,6 +119,7 @@ struct CommandQueueHw : public CommandQueueImp {
bool lockScratchController = false;
bool cmdListScratchAddressPatchingEnabled = false;
bool containsParentImmediateStream = false;
bool patchPreambleWaitSyncNeeded = false;
};
inline void processMemAdviseOperations(CommandList *commandList);
@@ -160,7 +161,7 @@ struct CommandQueueHw : public CommandQueueImp {
inline size_t estimateCommandListPatchPreamble(CommandListExecutionContext &ctx, uint32_t numCommandLists);
inline size_t estimateCommandListPatchPreambleFrontEndCmd(CommandListExecutionContext &ctx, CommandList *commandList);
inline void getCommandListPatchPreambleData(CommandListExecutionContext &ctx, CommandList *commandList);
inline size_t estimateCommandListPatchPreambleWaitSync(CommandListExecutionContext &ctx, CommandList *commandList);
size_t estimateCommandListPatchPreambleWaitSync(CommandListExecutionContext &ctx, CommandList *commandList);
inline size_t estimateTotalPatchPreambleData(CommandListExecutionContext &ctx);
inline void retrivePatchPreambleSpace(CommandListExecutionContext &ctx, NEO::LinearStream &commandStream);
inline void dispatchPatchPreambleEnding(CommandListExecutionContext &ctx);

9
level_zero/core/source/cmdqueue/cmdqueue_hw.inl
View File

@@ -934,9 +934,10 @@ template <GFXCORE_FAMILY gfxCoreFamily>
size_t CommandQueueHw<gfxCoreFamily>::estimateCommandListPatchPreambleWaitSync(CommandListExecutionContext &ctx, CommandList *commandList) {
using MI_LOAD_REGISTER_IMM = typename GfxFamily::MI_LOAD_REGISTER_IMM;
size_t waitSize = 0;
if (this->patchingPreamble) {
bool needWait = this->checkNeededPatchPreambleWait(commandList);
if (needWait) {
if (this->patchingPreamble && this->saveWaitForPreamble) {
uint64_t tagGpuAddress = commandList->getLatestTagGpuAddress();
ctx.patchPreambleWaitSyncNeeded = (tagGpuAddress != 0) && (getCsr()->getTagAllocation()->getGpuAddress() != tagGpuAddress);
if (ctx.patchPreambleWaitSyncNeeded) {
waitSize = NEO::EncodeSemaphore<GfxFamily>::getSizeMiSemaphoreWait();
waitSize += (2 * sizeof(MI_LOAD_REGISTER_IMM));
}
@@ -1042,7 +1043,7 @@ void CommandQueueHw<gfxCoreFamily>::dispatchPatchPreambleCommandListWaitSync(Com
using MI_LOAD_REGISTER_IMM = typename GfxFamily::MI_LOAD_REGISTER_IMM;
if (this->patchingPreamble) {
if (this->checkNeededPatchPreambleWait(commandList)) {
if (ctx.patchPreambleWaitSyncNeeded) {
constexpr uint32_t firstRegister = RegisterOffsets::csGprR0;
constexpr uint32_t secondRegister = RegisterOffsets::csGprR0 + 4;

2
level_zero/core/source/cmdqueue/cmdqueue_imp.h
View File

@@ -120,8 +120,6 @@ struct CommandQueueImp : public CommandQueue {
}
void makeResidentForResidencyContainer(const NEO::ResidencyContainer &residencyContainer);
bool checkNeededPatchPreambleWait(CommandList *commandList);
protected:
MOCKABLE_VIRTUAL NEO::SubmissionStatus submitBatchBuffer(size_t offset, NEO::ResidencyContainer &residencyContainer, void *endingCmdPtr,
bool isCooperative);