mirror of
https://github.com/intel/compute-runtime.git
synced 2026-01-05 18:06:32 +08:00
Source Level Debugger device debugger active flag
- device flag indicating if debugger is active - when active, proper sip kernels must be used Change-Id: I678367cdf8fab5d4b5770e3f471246ff6d6bd112
This commit is contained in:
committed by
sys_ocldev
parent
6bf4135def
commit
9a86f86a24
@@ -254,4 +254,8 @@ double Device::getPlatformHostTimerResolution() const {
|
||||
GFXCORE_FAMILY Device::getRenderCoreFamily() const {
|
||||
return this->getHardwareInfo().pPlatform->eRenderCoreFamily;
|
||||
}
|
||||
|
||||
bool Device::isSourceLevelDebuggerActive() {
|
||||
return deviceInfo.sourceLevelDebuggerActive;
|
||||
}
|
||||
} // namespace OCLRT
|
||||
|
||||
@@ -133,6 +133,7 @@ class Device : public BaseObject<_cl_device_id> {
|
||||
std::vector<unsigned int> simultaneousInterops;
|
||||
std::string deviceExtensions;
|
||||
bool getEnabled64kbPages();
|
||||
bool isSourceLevelDebuggerActive();
|
||||
|
||||
protected:
|
||||
Device() = delete;
|
||||
|
||||
@@ -352,5 +352,7 @@ void Device::initializeCaps() {
|
||||
deviceInfo.preferredGlobalAtomicAlignment = MemoryConstants::cacheLineSize;
|
||||
deviceInfo.preferredLocalAtomicAlignment = MemoryConstants::cacheLineSize;
|
||||
deviceInfo.preferredPlatformAtomicAlignment = MemoryConstants::cacheLineSize;
|
||||
|
||||
deviceInfo.sourceLevelDebuggerActive = false;
|
||||
}
|
||||
} // namespace OCLRT
|
||||
|
||||
@@ -1,5 +1,5 @@
|
||||
/*
|
||||
* Copyright (c) 2017, Intel Corporation
|
||||
* Copyright (c) 2017 - 2018, Intel Corporation
|
||||
*
|
||||
* Permission is hereby granted, free of charge, to any person obtaining a
|
||||
* copy of this software and associated documentation files (the "Software"),
|
||||
@@ -150,5 +150,6 @@ struct DeviceInfo {
|
||||
bool packedYuvExtension;
|
||||
cl_uint internalDriverVersion;
|
||||
bool enabled64kbPages;
|
||||
bool sourceLevelDebuggerActive;
|
||||
};
|
||||
// clang-format on
|
||||
|
||||
Reference in New Issue
Block a user