intel/compute-runtime
1
0
Fork 0
mirror of https://github.com/intel/compute-runtime.git synced 2025-12-29 17:13:29 +08:00
Code Issues Packages Projects Releases Wiki Activity
9,394 Commits 42 Branches 655 Tags
0dbac9cec769b0fe6e67cb3d69e88b9aed379dab
Commit Graph

2109 Commits

Author SHA1 Message Date
Lukasz Jobczyk
9330f737d4 Revert "Check if direct submission available once" 
This reverts commit 7ab6d2801a.

Signed-off-by: Lukasz Jobczyk <lukasz.jobczyk@intel.com>
 2022-01-25 10:01:15 +01:00
Mateusz Jablonski
5e238dc7f1 Unify surface state programming logic related to implicit scaling 
OCL image surface state programming for Xe Hp core is now reusing logic
of EncodeSurfaceState helper

Signed-off-by: Mateusz Jablonski <mateusz.jablonski@intel.com>
 2022-01-25 09:02:28 +01:00
Michal Mrozek
52d636394c [1/n] Improve indirect allocations handling. 
Add new functions that would treat all indirect allocations as single pack.

Signed-off-by: Michal Mrozek <michal.mrozek@intel.com>
 2022-01-25 06:27:33 +01:00
Aravind Gopalakrishnan
22bbce42dd Enable Flush task by default for immediate commandlist 
Related-To: LOCI-1988

Signed-off-by: Aravind Gopalakrishnan <aravind.gopalakrishnan@intel.com>
 2022-01-25 01:12:30 +01:00
Mateusz Jablonski
0c933d83af Update RENDER_SURFACE_STATE for Xe Hpc 
For Xe Hp and later rename RSS tile mode enum from YMAJOR to TILE4

Related-To: NEO-6466
Signed-off-by: Mateusz Jablonski <mateusz.jablonski@intel.com>
 2022-01-24 18:06:42 +01:00
Filip Hazubski
2dc54f6fd9 Update isLinuxCompletionFenceSupported value for XE HPG CORE 
Related-To: NEO-6575

Signed-off-by: Filip Hazubski <filip.hazubski@intel.com>
 2022-01-24 14:58:17 +01:00
Compute-Runtime-Validation
1634ac9ec3 Revert "Dont generate gen file by default" 
This reverts commit 95943dee0f.

Signed-off-by: Compute-Runtime-Validation <compute-runtime-validation@intel.com>
 2022-01-24 14:46:29 +01:00
Michal Mrozek
151aaf7678 Fix alignment for host allocations. 
- it is 4k not 64k.

Signed-off-by: Michal Mrozek <michal.mrozek@intel.com>
 2022-01-24 13:24:03 +01:00
Filip Hazubski
170fd00d24 Improve mmap logic in createAllocWithAlignment 
Unmap trailing extra memory right away.

Related-To: NEO-6417

Signed-off-by: Filip Hazubski <filip.hazubski@intel.com>
 2022-01-21 14:16:27 +01:00
Zbigniew Zdanowicz
a7455b5767 Add tweaks and control flags to linux completion fence 
Related-To: NEO-6575

Signed-off-by: Zbigniew Zdanowicz <zbigniew.zdanowicz@intel.com>
 2022-01-21 13:41:23 +01:00
Mateusz Jablonski
bbea52f3f9 Update CFE_STATE for Xe Hpc 
Related-To: NEO-6466
Signed-off-by: Mateusz Jablonski <mateusz.jablonski@intel.com>
 2022-01-21 10:55:20 +01:00
Ayush Pandey
715b9d31d2 Find sscanf alternative. 
Used strtol() to write sscanfUtil to extraxt info of BDF pcipath.

Related-To: LOCI-1002

Signed-off-by: Ayush Pandey <ayush.pandey@intel.com>
 2022-01-21 09:02:48 +01:00
Aravind Gopalakrishnan
e29a85ebb3 Use ImmediateDispatch mode for L0 command queues 
Related-To: LOCI-1988

Signed-off-by: Aravind Gopalakrishnan <aravind.gopalakrishnan@intel.com>
 2022-01-21 00:23:04 +01:00
Zbigniew Zdanowicz
ec40b6562e Add unit tests for completion fence 
Related-To: NEO-6575

Signed-off-by: Zbigniew Zdanowicz <zbigniew.zdanowicz@intel.com>
 2022-01-20 21:15:34 +01:00
Mateusz Jablonski
570c4d4626 Correct comments and bitfield ranges in Render Surface State definition of Xe Hp 
Related-To: NEO-6466
Signed-off-by: Mateusz Jablonski <mateusz.jablonski@intel.com>
 2022-01-20 17:55:27 +01:00
Mateusz Jablonski
8e03ce9c54 Correct programming of horizontal alignment on Xe Hp 
for linear surfaces we should program value of 128

Related-To: NEO-6466
Signed-off-by: Mateusz Jablonski <mateusz.jablonski@intel.com>
 2022-01-20 16:41:22 +01:00
Mateusz Jablonski
fbc0666d1b Move setGrfInfo from HardwareCommandsHelper to EncodeDispatchKernel 
unify grf info programming across APIs

Related-To: NEO-6466
Signed-off-by: Mateusz Jablonski <mateusz.jablonski@intel.com>
 2022-01-20 15:42:06 +01:00
Michal Mrozek
27c43b27f3 Remove not needed method. 
Signed-off-by: Michal Mrozek <michal.mrozek@intel.com>
 2022-01-20 15:02:19 +01:00
Compute-Runtime-Validation
6082865eb4 Revert "Optimize Level Zero indirect allocations handling." 
This reverts commit 3ecbc55ba9.

Signed-off-by: Compute-Runtime-Validation <compute-runtime-validation@intel.com>
 2022-01-20 11:41:13 +01:00
Mateusz Jablonski
c79b8f0e90 Correct programming of horizontal alignment on Xe Hpg 
for linear surfaces we should program value of 128

Related-To: NEO-6466
Signed-off-by: Mateusz Jablonski <mateusz.jablonski@intel.com>
 2022-01-20 11:08:04 +01:00
Mateusz Jablonski
dfe23a08b2 Update RENDER_SURFACE_STATE for Xe Hp 
Related-To: NEO-6466
Signed-off-by: Mateusz Jablonski <mateusz.jablonski@intel.com>
 2022-01-20 10:53:54 +01:00
Zbigniew Zdanowicz
d44f3009b8 Add interface for user fence extension 
Related-To: NEO-6575

Signed-off-by: Zbigniew Zdanowicz <zbigniew.zdanowicz@intel.com>
 2022-01-19 19:58:22 +01:00
Kamil Diedrich
1b7949432f Add shareable allocation on windows dGPUs 
Add default initialization for object members

Related-To: LOCI-2665

Signed-off-by: Kamil Diedrich <kamil.diedrich@intel.com>
 2022-01-19 19:03:18 +01:00
Krzysztof Gibala
b75f5d4c8b Add debug flag ForceExtendedBufferSize 
Forces extended buffer size by adding pageSize specify by number when
debug flag is >=1 in:
- clCreateBuffer
- clCreateBufferWithProperties
- clCreateBufferWithPropertiesINTEL

Usage:
ForceExtendedBufferSize=2
size += (2 * pageSize)

Signed-off-by: Krzysztof Gibala <krzysztof.gibala@intel.com>
 2022-01-19 18:52:10 +01:00
Michal Mrozek
3162c52250 Remove not needed debug variable. 
Signed-off-by: Michal Mrozek <michal.mrozek@intel.com>
 2022-01-19 18:20:44 +01:00
Mateusz Jablonski
5cd76aef6a Refactor surface state programming, add enum value for default halign value 
Related-To: NEO-6466
Signed-off-by: Mateusz Jablonski <mateusz.jablonski@intel.com>
 2022-01-19 14:31:28 +01:00
Michal Mrozek
3ecbc55ba9 Optimize Level Zero indirect allocations handling. 
Make them resident directly instead of populating residency container
Remove finds, not needed, CSR resolves duplicates at makeResident calls
Observed gain is 32x for 10k indirect allocations.


Co-authored-by: Michal Mrozek <michal.mrozek@intel.com>

Co-authored-by: Dominik Dabek <dominik.dabek@intel.com>

Signed-off-by: Dominik Dabek <dominik.dabek@intel.com>
 2022-01-19 13:08:35 +01:00
Katarzyna Cencelewska
20f17f775e Remove device enqueue part 8 
- remove hasDeviceEnqueue

Related-To: NEO-6559
Signed-off-by: Katarzyna Cencelewska <katarzyna.cencelewska@intel.com>
 2022-01-19 11:16:35 +01:00
Katarzyna Cencelewska
97765cd39f Remove device enqueue part 7 
- mainly remove BlockKernelManager and ReflectionSurfaceHelper

Related-To: NEO-6559
Signed-off-by: Katarzyna Cencelewska <katarzyna.cencelewska@intel.com>
 2022-01-19 10:41:57 +01:00
Mateusz Jablonski
8ebef3769c Update RENDER_SURFACE_STATE for Xe Hpg 
Program Multi Gpu params in surface state only on Xe Hp Sdv
Respect zero-size image scenario when programming surface state
Move XeHp-only tests to dedicated subdir

Related-To: NEO-6466
Signed-off-by: Mateusz Jablonski <mateusz.jablonski@intel.com>
 2022-01-18 21:06:14 +01:00
Bartosz Dunajski
10f329768f Fix multitile tag initialization for AubCsr 
Before this change, only Tile0 tag was initialized

Signed-off-by: Bartosz Dunajski <bartosz.dunajski@intel.com>
 2022-01-18 19:33:57 +01:00
Mateusz Jablonski
c40153ec86 Clarify logic of walk order values for Xe Hp and later 
Related-To: NEO-6466
Signed-off-by: Mateusz Jablonski <mateusz.jablonski@intel.com>
 2022-01-18 13:36:15 +01:00
Zbigniew Zdanowicz
4238679078 Refactor implicit scaling device support 
Related-To: NEO-6589

Signed-off-by: Zbigniew Zdanowicz <zbigniew.zdanowicz@intel.com>
 2022-01-18 13:08:43 +01:00
Kamil Kopryk
40483acd17 Improve blitter programming 
Signed-off-by: Kamil Kopryk <kamil.kopryk@intel.com>
 2022-01-18 10:36:05 +01:00
Mateusz Borzyszkowski
95943dee0f Dont generate gen file by default 
Ocloc can dump gen file when we add -gen_file flag to cmd.
Otherwise gen is not generated

Signed-off-by: Mateusz Borzyszkowski <mateusz.borzyszkowski@intel.com>
 2022-01-17 18:14:50 +01:00
Mateusz Jablonski
e5a18177c5 Add unit test helper function to set pipe control hdc flush 
Separate unit test helper definitions bdw_and_later / xe_hp_and_later

Related-To: NEO-6466

Signed-off-by: Mateusz Jablonski <mateusz.jablonski@intel.com>
 2022-01-17 15:45:29 +01:00
Kacper Nowak
fc224202d6 Create debug zebin in OCL 
This commit adds debug zebin creation in OCL.
- Added returning debug zebin in build/linking paths in OCL if
corresponding device binary format was detected.
- Refactored getZebinSegments() method - added common ctor for both
L0/OCL paths

Signed-off-by: Kacper Nowak <kacper.nowak@intel.com>
 2022-01-17 14:27:23 +01:00
Igor Venevtsev
d9aae805c7 Do not apply L0 debugger WA (Disable L3 cache) for highest DG2 steppings 
Related-To: NEO-6320

Signed-off-by: Igor Venevtsev <igor.venevtsev@intel.com>
 2022-01-17 13:46:40 +01:00
Bartosz Dunajski
9147d4c203 Fix SyncBuffer page tables cloning 
multiOsContextCapable param was hardcoded to false and page tables were
not cloned to other SubDevices

Signed-off-by: Bartosz Dunajski <bartosz.dunajski@intel.com>
 2022-01-17 12:19:09 +01:00
Zbigniew Zdanowicz
c36c083812 Refactor implicit scaling parameters for surface state 
Related-To: NEO-6589

Signed-off-by: Zbigniew Zdanowicz <zbigniew.zdanowicz@intel.com>
 2022-01-17 09:30:58 +01:00
Krystian Chmielewski
79c8605ed2 Fix checking required DSH Size 
This change simplifies calculating required DSH Size
and replaces wrong debug break conditiong causing
debug assertion fails in many tests with simple
check "calculatedDSHSize > allocatedDSHSize".

Related-To: NEO-6077

Signed-off-by: Krystian Chmielewski <krystian.chmielewski@intel.com>
 2022-01-15 00:24:46 +01:00
Mateusz Jablonski
ff79c84115 Correct INTERFACE_DESCRIPTOR_DATA definitions for XeHp and later 
Related-To: NEO-6466
Signed-off-by: Mateusz Jablonski <mateusz.jablonski@intel.com>
 2022-01-14 19:06:55 +01:00
Zbigniew Zdanowicz
b78bb26cbf Refactor partitioning of state base address 
Related-To: NEO-6589

Signed-off-by: Zbigniew Zdanowicz <zbigniew.zdanowicz@intel.com>
 2022-01-14 19:06:24 +01:00
Bartosz Dunajski
e7f2676d5e Fix ThreadArbitrationMode programming 
For non-kernel submission, TAM was incorrectly reprogrammed to default
mode. Correct programming should reuse value from previous submission.

Signed-off-by: Bartosz Dunajski <bartosz.dunajski@intel.com>
 2022-01-14 13:09:11 +01:00
Zbigniew Zdanowicz
9c4f05387b Refactor partitioning of dispatched kernels 
Related-To: NEO-6589

Signed-off-by: Zbigniew Zdanowicz <zbigniew.zdanowicz@intel.com>
 2022-01-13 22:54:07 +01:00
Rafal Maziejuk
201c3347ff Rename dispatchBlitCommandsRegion to dispatchBlitCommandsForImageRegion 
As this function no longer applies to buffers it needed to be renamed.

Signed-off-by: Rafal Maziejuk <rafal.maziejuk@intel.com>
 2022-01-13 15:42:12 +01:00
Zbigniew Zdanowicz
9785ab7828 Refactor encode dispatch kernel class interface 
Related-To: NEO-6589

Signed-off-by: Zbigniew Zdanowicz <zbigniew.zdanowicz@intel.com>
 2022-01-13 12:08:38 +01:00
Szymon Morek
4fc365acca Create EngineInfo without MemoryInfo 
Allow to create EngineInfo even if memoryInfo is
nullptr.

Signed-off-by: Szymon Morek <szymon.morek@intel.com>
 2022-01-13 10:03:34 +01:00
Igor Venevtsev
71746a2fff Register zebin binary in L0 debugger 
Related-To: NEO-5571

Signed-off-by: Igor Venevtsev <igor.venevtsev@intel.com>
 2022-01-12 23:17:59 +01:00
Raiyan Latif
394c0e90e1 Return error when failing on submission 
Signed-off-by: Raiyan Latif <raiyan.latif@intel.com>
 2022-01-12 16:42:30 +01:00