intel/compute-runtime
1
0
Fork 0
mirror of https://github.com/intel/compute-runtime.git synced 2026-01-03 06:49:52 +08:00
Code Issues Packages Projects Releases Wiki Activity
2,148 Commits 43 Branches 655 Tags
16aee8cc460ca7d7e78908ddd11fd2e091acc851
Commit Graph

352 Commits

Author SHA1 Message Date
Mateusz Jablonski
a531751001 Remove ULT code from runtime 
Change-Id: I2faf52070f980d031788fc6946df8534d96c639b
Signed-off-by: Mateusz Jablonski <mateusz.jablonski@intel.com>
 2018-10-24 17:45:08 +02:00
Milczarek, Slawomir
9be4850213 AUB capture with a capability to get engine instance 
Change-Id: I52c47505476053d6e692fc9d89cca25a6e122a63
 2018-10-23 11:58:13 +02:00
Mateusz Jablonski
7bd92190d9 Create class to operate on command stream receiver's allocation lists 
Change-Id: I4262f46aa31948ed70d1152d172619b5619a2333
Signed-off-by: Mateusz Jablonski <mateusz.jablonski@intel.com>
 2018-10-23 09:42:31 +02:00
Mateusz Jablonski
3bd8d71f0a Don't call command stream receiver's cleanupResources twice 
Change-Id: I9cce3eacbb805770658be91c55e1fa69dc4bae5d
Signed-off-by: Mateusz Jablonski <mateusz.jablonski@intel.com>
 2018-10-19 15:31:01 +02:00
Dunajski, Bartosz
ef65e6433e Improve EnableTimestampPacket debug variable usage 
Change-Id: I864f0dc756a7fe17a08d1bcca2d91e9b78fb730a
Signed-off-by: Dunajski, Bartosz <bartosz.dunajski@intel.com>
 2018-10-18 14:25:46 +02:00
Dunajski, Bartosz
6d610983f1 Deferred Pipe Control programming and CSR flush on Barrier request 
Change-Id: Iabae0f9159bb455518cedf7da068c7d3da72b840
Signed-off-by: Dunajski, Bartosz <bartosz.dunajski@intel.com>
 2018-10-17 09:31:34 +02:00
Mateusz Jablonski
4f028d13a1 Command stream receiver: use memory manager from execution environment 
Change-Id: I236218a73bd7dac6e5744e3596f146b77b5ca1c8
Signed-off-by: Mateusz Jablonski <mateusz.jablonski@intel.com>
 2018-10-16 12:14:55 +02:00
Piotr Fusik
7543c1fb2a Flush AUB before HW or TBX. 
Change-Id: Ia997c6c05b2a1cb5c1968113b94ca66fbf1efe89
 2018-10-13 10:52:19 +02:00
Mateusz Jablonski
8a9d0a81df Move temporary and reusable allocation lists to command stream receiver 
Change-Id: I40df6fe39b367e243e3710c5fdeaab3c85198d9d
Signed-off-by: Mateusz Jablonski <mateusz.jablonski@intel.com>
 2018-10-11 15:32:12 +02:00
Dunajski, Bartosz
66427f60c6 Handle TimestampPackets for non-kernel enqueues 
Change-Id: I52ec4f43b10bf6e2a10b2455d32a90a606645d29
Signed-off-by: Dunajski, Bartosz <bartosz.dunajski@intel.com>
 2018-10-10 04:21:30 +02:00
Pawel Wilma
a05f832f80 Fix for batch buffer flattening 
Change-Id: Ib13ec6573b985cf03876bd7e37a31606b230a790
 2018-10-09 12:28:40 +02:00
Maciej Dziuban
130a7ac8b8 Delete TypeSelector helper 
Change-Id: Iff5fe62d31fa7b07658cfcf81ebd2c12d47e2b3b
Signed-off-by: Maciej Dziuban <maciej.dziuban@intel.com>
 2018-10-08 13:18:36 +02:00
Hoppe, Mateusz
2f7158e035 Move createPhysicalAllocator() to a common CSR class 
- AUB and TBX use this method and it was duplicated,
- moving to common base class allows to remove duplicates

Change-Id: Ia9f08dfb0967de1b5968ac0e531733c5b868e504
 2018-10-08 11:38:57 +02:00
Dunajski, Bartosz
73b2e947a5 Multiple TimestampPackets handling 
Change-Id: Ia5936c3d0a34b892aa4444026a5aebc681f126c2
Signed-off-by: Dunajski, Bartosz <bartosz.dunajski@intel.com>
 2018-10-05 01:54:35 +02:00
Maciej Dziuban
bc4700a193 Add OsContext argument to MemoryManager::makeNonResidentEvictionAllocations 
OsContext has to propagate through following calls first:
- WddmCommandStreamReceiver<GfxFamily>::processEviction
- CommandStreamReceiver::makeSurfacePackNonResident

Change-Id: I7559c7406b2860c51905c9961cec251fac231b08
Signed-off-by: Maciej Dziuban <maciej.dziuban@intel.com>
 2018-10-05 01:28:31 +02:00
Koska, Andrzej
2110ba6ca4 Passing correct taskCount to waitForTaskCountAndCleanAllocationList 
Change-Id: Ib0d2474bcd5827f8030331f7ef45ffc2805b955b
 2018-10-04 23:53:43 +02:00
Milczarek, Slawomir
61000c0dd4 CSR AUB + HW mode - flush to poll MMIO for completion 
Ensures that each submit of LRCA be serialized through the simulator
like it is for AUBs captured in the standalone mode.

Change-Id: I1e3ad500012dce960d0e64b56af1cb60142772da
 2018-10-04 10:32:08 +02:00
Mateusz Jablonski
b602cd2bb8 Pass execution environment to memory manager 
Change-Id: If43cf9d1353b4cbc02ea269fb9105c01cc4e0876
Signed-off-by: Mateusz Jablonski <mateusz.jablonski@intel.com>
 2018-10-03 22:12:26 +02:00
Milczarek, Slawomir
ec48ccecdb AUB CSRs to use a shared address mapper (CPU VA to GTT VA) 
This commit moves address mapper from CSR to execution environment
in order to generate unique GTT VA for LRCA, HWSP and ring buffer
between different CSRs.
Additionally, moved the rest of AUB file stream tests to separate module.

Change-Id: I02ae44202c0255277a7ac17532485419e0c403ab
 2018-10-03 12:50:25 +02:00
Milczarek, Slawomir
2227386eb7 CSR with AUB dump to call makeNonResident on AUB CSR 
AUB CSR can implement additional actions to be taken on makeNonResident
such as dumping buffer and image resources.

Change-Id: Iab76081116011e0882de3c902db74a5dc4dd0b36
 2018-09-29 00:23:40 +02:00
Maciej Dziuban
41e8d70363 Change makeSurfacePackNonResident argument to a reference 
Change-Id: Ic95ad2406184e91a78c152fad3fe6f0f4ebb24ae
Signed-off-by: Maciej Dziuban <maciej.dziuban@intel.com>
 2018-09-28 18:08:18 +02:00
Dunajski, Bartosz
cbd017d495 Handle TimestamPacket with implicit dependencies ownership 
Change-Id: I22a4de4e9eb904c359583e235e0de54a7c743e07
Signed-off-by: Dunajski, Bartosz <bartosz.dunajski@intel.com>
 2018-09-28 01:48:02 +02:00
Hoppe, Mateusz
7ddf1d554b Move getAddressSpace from AUB & TBX CSRs to CSRSimulatedHw 
Change-Id: Iaa6164445f55efba3681fc41e2ec614f999e1362
 2018-09-27 10:43:00 -07:00
Pawel Wilma
e06aa17dfc Grf configuration 
Change-Id: I3741f53a38c6707b0c8ad82ae553ea65ae6917e4
Signed-off-by: Pawel Wilma <pawel.wilma@intel.com>
 2018-09-27 17:57:19 +02:00
Hoppe, Mateusz
465e1a3165 Fixes for AUBs 
Change-Id: Iac55927eb96db8dd68b86d21e66392039ba1f058
 2018-09-27 06:38:19 +02:00
Hoppe, Mateusz
64c891f0fd Use specific address for Allocator32Bit in AUB CSR 
Change-Id: If3fd466fcfea21c1967b10def57acf67ccfdc5e6
 2018-09-26 16:01:07 -07:00
Milczarek, Slawomir
efdbde245a AUB CSRs to use a shared physical address allocator 
This commit introduces AUB-specific control class to execution environment.

Change-Id: I525c9c93a4f10f769dbedb7d097674c35693f0b1
 2018-09-26 20:31:56 +02:00
Maciej Dziuban
95e4dc4152 Delete unneeded residency/eviction allocations mutators 
Change-Id: Ic73ea4c4e3ebf422f935a440a1b4789fe1c15494
Signed-off-by: Maciej Dziuban <maciej.dziuban@intel.com>
 2018-09-26 13:02:19 +02:00
Mrozek, Michal
4912f41759 Add additional layer for common AUB & TBX stuff. 
- Move one function there.
- This layer will cover common functions that are not branch specific.

Change-Id: Ia8a288f8f51647a333a73f35cf999df9f2d5f5b1
 2018-09-26 02:20:59 +02:00
Mrozek, Michal
f564792895 Create common class for TBX & AUB. 
- Move one method there.

Change-Id: I96cc0a64e24e4931a8d71a552f5cbf22bf99bfc2
 2018-09-26 01:24:59 +02:00
Hoppe, Mateusz
dfd4e767e0 Introducing AubFixture with minimum required initialization 
- fixture is creating AUBCsr or TBXWithAubCsr only and sets
executionEnvironment used by Device
- this sequence ensures correct initialization without redundant
objects creation
- adding new AUB test: AubWriteCopyReadBufferTest

Change-Id: I678410585c91c008fc53a44b13e885e970fd315b
 2018-09-25 23:03:21 +02:00
Maciej Dziuban
f48b90ffee Change CommandStreamReceiver::flush() argument to a reference 
Change-Id: Ic933a297d4c4e243138d0d62323ba82a8b91240f
Signed-off-by: Maciej Dziuban <maciej.dziuban@intel.com>
 2018-09-25 17:28:44 +02:00
Milczarek, Slawomir
ee797c2f14 Multiple AUB CSRs to operate on a single file stream 
This commit introduces AUB stream provider class to produce
a single file stream in multi device scenarios with multiple AUB CSRs.

Change-Id: Id70e0d680459d34f4291b9e56aa39d960f025ac6
 2018-09-23 05:41:00 +02:00
Hoppe, Mateusz
91aaa92fb6 Refactor PhysicalAddressAllocator 
- create allocator dynamically in AUB & TBX CSRs

Change-Id: I3b01a3fc2f4824b552ef27cbda5bdcc140e92e53
 2018-09-21 21:48:57 +02:00
Hoppe, Mateusz
a470aa2072 Get AddressSpace to expectMemory from page table entry bits 
Change-Id: I1aacdf98f436261b523765e0ca591e8d8333274e
 2018-09-21 16:44:55 +02:00
Piotr Fusik
7de297763f Fix duplicate include. 
Change-Id: Iaecbf3664bd09006070b31e1e7490d297dcd3de1
 2018-09-21 05:20:15 +02:00
Artur Harasimiuk
40146291ad Update copyright headers 
Updating files modified in 2018 only. Older files remain with old style
copyright header

Change-Id: Ic99f2e190ad74b4b7f2bd79dd7b9fa5fbe36ec92
Signed-off-by: Artur Harasimiuk <artur.harasimiuk@intel.com>
 2018-09-20 18:02:35 +02:00
Mrozek, Michal
78f828fcd1 Make residency in graphics allocation OsContext dependent. 
- Graphics Allocation now holds residency control per OsContext.

Change-Id: Ie0a0d3aa9fdaf542fdd42dee3aba236a5af635c7
 2018-09-20 16:44:04 +02:00
Hoppe, Mateusz
c39f9c0c66 Add addressSpace to AubFileStream::expectMemory 
- addressSpace can be passed as argument from layers above
where address space is known

Change-Id: If9075dde4e207296df91b46eccecd0b5fa183aa9
 2018-09-20 15:23:15 +02:00
Venevtsev, Igor
7c94409ce8 Change MemoryManager::allocateGraphicsMemoryInPreferredPool() signature. 
Remove allocateMemory param.
Add AllocationFlags and DeviceIndex params.

Change-Id: I3ba048f8ea9840a047a3222dc1e97be2105c2222
 2018-09-20 13:04:21 +02:00
Hoppe, Mateusz
4af432ae10 Store page entry bits in PageTable entries 
- set Present bit when entry is allocated regardless entry bits passed.

Change-Id: Ib1393927f66c4ed0b577a4df58d2760fbff86df7
 2018-09-20 09:25:34 +02:00
Dunajski, Bartosz
097d09c593 Make resident all TimestampPacket allocations from Events 
Change-Id: Ic4d2d1a328dca204675c4d0aee6a7efb5a71f940
Signed-off-by: Dunajski, Bartosz <bartosz.dunajski@intel.com>
 2018-09-19 01:53:12 +02:00
Milczarek, Slawomir
65dc5fb7de Generate multiple devices in AUB and TBX CSR modes 
This commit adds a capability for a driver to generate multiple devices
and hwinfo in AUB and TBX CSR modes.

Change-Id: Icc0eac7c16760d3d4ae6ef08cd0be950b45d35e7
 2018-09-18 18:03:41 +02:00
Hoppe, Mateusz
619d2217cb Pass AubHelper to reserveAddressPPGTT(). 
- get PageTable entry data hints and address space from AubHelper
based on local memory flag
- add enableLocalMemory flag in CSR HW

Change-Id: I061bda62be8da55d52cff48ecddcf26c4212dc67
 2018-09-17 18:48:06 +02:00
Maciej Dziuban
ac1d2b9901 Change processResidency argument to a reference 
Change-Id: Ie313a8cc4e479a314bcf170917397c13fbb70d14
Signed-off-by: Maciej Dziuban <maciej.dziuban@intel.com>
 2018-09-14 13:36:20 +02:00
Hoppe, Mateusz
610eda5ad1 Add PhysicalAddressAllocator to PageTables 
- Allocator is responsible for physical pages allocation

Change-Id: I3a9034c87292484da8f4f0eb1d1e0cc5122a4d8a
 2018-09-14 13:23:07 +02:00
Maciej Dziuban
8df30ceac1 Move residency and eviction allocations from MemoryManager to CSR 
Change-Id: I44185b35375f4cc9d58cac14cac1edefaacde652
Signed-off-by: Maciej Dziuban <maciej.dziuban@intel.com>
 2018-09-14 13:19:55 +02:00
Maciej Dziuban
da5a292e54 Delegate MemoryManager residency and eviction calls through CSR 
MemoryManager::getEvictonAllocations()
MemoryManager::pushAllocationForEviction()
MemoryManager::clearEvictionAllocations()
MemoryManager::clearResidencyAllocations()

Change-Id: Iaa3051965bc9dfc09384e2bd5e9e0c372b5e722a
Signed-off-by: Maciej Dziuban <maciej.dziuban@intel.com>
 2018-09-14 08:18:04 +02:00
Maciej Dziuban
fafde2ec15 Delegate all MemoryManager::getResidencyAllocations() calls through CSR 
Change-Id: I9cfbfd86d39b5341598ff2bd8883e13605c58b72
Signed-off-by: Maciej Dziuban <maciej.dziuban@intel.com>
 2018-09-13 14:56:06 +02:00
Zdanowicz, Zbigniew
888b067adc Encapsulate creation of Scratch Space surface 
Change-Id: Ifd1d794e0d8b7053cf5c37bdd867ab64f84241cc
 2018-09-13 14:49:28 +02:00