intel/compute-runtime
1
0
Fork 0
mirror of https://github.com/intel/compute-runtime.git synced 2025-12-28 08:37:12 +08:00
Code Issues Packages Projects Releases Wiki Activity
10,709 Commits 42 Branches 655 Tags
16bd39650fa0965a32e65c0c30dfdc18b769f1df
Commit Graph

176 Commits

Author SHA1 Message Date
Tratnack, Geoffrey
16bd39650f Adding Implementation of zetKernelGetProfileInfo 
Signed-off-by: Tratnack, Geoffrey <geoffrey.tratnack@intel.com>
 2022-07-07 21:45:08 +02:00
Mateusz Hoppe
673bf3b553 Move DebuggerL0 to shared 
Related-To: NEO-7075

Signed-off-by: Mateusz Hoppe <mateusz.hoppe@intel.com>
 2022-06-23 10:05:45 +02:00
Compute-Runtime-Validation
c45ddab1c3 Revert "Move DebuggerL0 to shared" 
This reverts commit 7eba4db2e7.

Signed-off-by: Compute-Runtime-Validation <compute-runtime-validation@intel.com>
 2022-06-22 04:38:32 +02:00
Mateusz Hoppe
7eba4db2e7 Move DebuggerL0 to shared 
Related-To: NEO-7075

Signed-off-by: Mateusz Hoppe <mateusz.hoppe@intel.com>
 2022-06-21 17:10:46 +02:00
Jaime Arteaga
de4b42118d Fix kernelBaseAddress extension 
Signed-off-by: Jaime Arteaga <jaime.a.arteaga.molina@intel.com>
 2022-06-03 18:35:13 +02:00
Mateusz Jablonski
747c2d3d83 Cleanup includes in cmdlist, cmdqueue, context, device, driver and module 
Signed-off-by: Mateusz Jablonski <mateusz.jablonski@intel.com>
 2022-06-03 02:54:41 +02:00
Mateusz Jablonski
2a4c68dc38 Remove not needed dependencies from device_imp.h 
Signed-off-by: Mateusz Jablonski <mateusz.jablonski@intel.com>
 2022-06-02 18:35:34 +02:00
Filip Hazubski
35d1f2e341 Add debug flag to control programming of thread arbitration policy with SCM 
Related-To: NEO-6801

Signed-off-by: Filip Hazubski <filip.hazubski@intel.com>
 2022-05-27 11:35:41 +02:00
Katarzyna Cencelewska
96e1eb7467 Move variables baseDieRev and baseDieA0Masked from xe_hpc to pvc 
Pvc specific variables should be located in pvc struct

Related-To: NEO-6738
Signed-off-by: Katarzyna Cencelewska <katarzyna.cencelewska@intel.com>
 2022-05-17 12:19:16 +02:00
Krystian Chmielewski
a5d8a22bac Add option for extending kernel 
Signed-off-by: Krystian Chmielewski <krystian.chmielewski@intel.com>
 2022-05-16 12:08:41 +02:00
Krzysztof Gibala
2fcda0a528 Refactor: Change decanonize method accessing point 
Accessing decanonize method as a member of GmmHelper class object

Signed-off-by: Krzysztof Gibala <krzysztof.gibala@intel.com>
 2022-05-11 12:57:02 +02:00
Dominik Dabek
d0a32b1437 Fix: svm pointer caching 
Given a following sequence of setting kernel arg svm pointers: A, nullptr, A
the kernel arg was not being set to A

Related-To: NEO-6895

Signed-off-by: Dominik Dabek <dominik.dabek@intel.com>
 2022-04-25 07:59:47 +02:00
Bartosz Dunajski
9959896957 Add RT calls support to Kernel descriptor 
Signed-off-by: Bartosz Dunajski <bartosz.dunajski@intel.com>
 2022-04-22 16:33:59 +02:00
Compute-Runtime-Validation
a5e0167c1e Revert "Report Unsupported Image Format for invalid types for L0" 
This reverts commit d6ac8cdd03.

Signed-off-by: Compute-Runtime-Validation <compute-runtime-validation@intel.com>
 2022-04-15 07:49:25 +02:00
Neil R Spruit
d6ac8cdd03 Report Unsupported Image Format for invalid types for L0 
- If channel type or channel order is invalid for the layout, type, or
swizzle passed by the the user, then return unsupported image format.

Signed-off-by: Neil R Spruit <neil.r.spruit@intel.com>
 2022-04-14 00:33:55 +02:00
Krystian Chmielewski
2c1bfbb5b2 Encode number barriers 
When programming number of barriers use BARRIER_SIZE enumeration.
Resolves: NEO-6785

Signed-off-by: Krystian Chmielewski <krystian.chmielewski@intel.com>
 2022-04-08 10:32:23 +02:00
Konstanty Misiak
174c27eb31 Fix CFEFusedEUDispatch debug flag 
Signed-off-by: Konstanty Misiak <konstanty.misiak@intel.com>
 2022-03-28 12:32:05 +02:00
Jaime Arteaga
e8a6842b7e Add method to read kernel base address 
Signed-off-by: Jaime Arteaga <jaime.a.arteaga.molina@intel.com>
 2022-03-25 21:49:22 +01:00
Dominik Dabek
b03119b964 Add setArgBuffer caching to l0 
When trying to set the same values we don't need to set it again.
The pointer and allocId need to be the same.

Related-To: NEO-6737

Signed-off-by: Dominik Dabek <dominik.dabek@intel.com>
 2022-03-17 10:39:45 +01:00
Compute-Runtime-Validation
cee7ded064 Revert "Add setArgBuffer caching to l0" 
This reverts commit e6460e5534.

Signed-off-by: Compute-Runtime-Validation <compute-runtime-validation@intel.com>
 2022-03-13 00:50:42 +01:00
Dominik Dabek
e6460e5534 Add setArgBuffer caching to l0 
When trying to set the same values we don't need to set it again.
The pointer and allocId need to be the same.

Related-To: NEO-6737

Signed-off-by: Dominik Dabek <dominik.dabek@intel.com>
 2022-03-11 14:20:15 +01:00
Filip Hazubski
dd01cff879 Unify logic determining thread arbitration policy value 
Related-To: NEO-6728

Signed-off-by: Filip Hazubski <filip.hazubski@intel.com>
 2022-03-08 13:14:56 +01:00
Filip Hazubski
80b520bc9b Change ThreadArbitrationPolicy enum type to int32_t 
Change ThreadArbitrationPolicy::NotPresent value to -1
Update initial values to ThreadArbitrationPolicy::NotPresent

Related-To: NEO-6728

Signed-off-by: Filip Hazubski <filip.hazubski@intel.com>
 2022-03-07 20:04:24 +01:00
Konstanty Misiak
cf1bc3a2ba Disable EU fusion based on kernel properties from compiler 
Related-To: NEO-6633

Signed-off-by: Konstanty Misiak <konstanty.misiak@intel.com>
 2022-02-28 18:50:38 +01:00
Jaime Arteaga
06a4d2cc02 Refactor support for L0 scheduling hints (XE_HP and later) 
Make sure STATE_COMPUTE_MODE is updated when passing the
scheduling hint for a kernel.

Signed-off-by: Jaime Arteaga <jaime.a.arteaga.molina@intel.com>
 2022-02-24 20:42:41 +01:00
Mateusz Jablonski
ea6f089e17 Unify implicit args programming across APIs 
Related-To: NEO-5081
Signed-off-by: Mateusz Jablonski <mateusz.jablonski@intel.com>
 2022-02-23 11:52:47 +01:00
Mateusz Jablonski
4f71aaf595 Handle SIMD-1 scenario when programming local ids for implicit args 
according to implicit args design for SIMD-1 local ids are one-by-one

Resolves: NEO-6692
Signed-off-by: Mateusz Jablonski <mateusz.jablonski@intel.com>
 2022-02-17 17:48:54 +01:00
Mateusz Hoppe
e1758a2206 Register ELF for every kernel allocation for zebin format 
- every isa allocation will have ELF linked
- fix for debug elf from patchtoken binary:
pass relocated ELF when exists
- simplify code

Related-To: NEO-5571

Signed-off-by: Mateusz Hoppe <mateusz.hoppe@intel.com>
 2022-02-08 17:33:53 +01:00
Bartosz Dunajski
4b0d986876 Move AllocationType enum out of GraphicsAllocation class 
Signed-off-by: Bartosz Dunajski <bartosz.dunajski@intel.com>
 2022-02-04 17:49:09 +01:00
Mateusz Jablonski
b697d75695 Correct dimension order in local ids generated for implicit args 
when local ids are generated by HW, use same dim order for runtime generation
move common logic to separated file

Related-To: NEO-5081
Signed-off-by: Mateusz Jablonski <mateusz.jablonski@intel.com>
 2022-02-04 12:46:59 +01:00
Compute-Runtime-Validation
6f62a784e1 Revert "Check IndirectStatelessCount from igc" 
This reverts commit 5e62df4f8e.

Signed-off-by: Compute-Runtime-Validation <compute-runtime-validation@intel.com>
 2022-02-04 12:15:37 +01:00
Dominik Dabek
5e62df4f8e Check IndirectStatelessCount from igc 
If kernel has no stateless indirect accesses don't set the
kernelHasIndirectAccess flag.
Don't make resident or migrate if kernel has no indirect accesses.
Changed initial values in KernelAttributes.

Related-To: NEO-6597

Signed-off-by: Dominik Dabek <dominik.dabek@intel.com>
 2022-02-02 12:28:30 +01:00
Dominik Dabek
07c75c2de3 Revert "Check IndirectStatelessCount from igc" 
This reverts commit 01f368ac147d99fd0dcb4d71a9a2543cd215adfd.

Signed-off-by: Dominik Dabek <dominik.dabek@intel.com>
 2022-01-27 16:06:13 +01:00
Dominik Dabek
63f406a58c Check IndirectStatelessCount from igc 
If kernel has no stateless indirect accesses don't set the
kernelHasIndirectAccess flag.
Don't make resident or migrate if kernel has no indirect accesses.
Changed initial values in KernelAttributes.

Related-To: NEO-6597

Signed-off-by: Dominik Dabek <dominik.dabek@intel.com>
 2022-01-26 11:10:04 +01:00
Maciej Plewka
6968bfdb33 Use correct enum values for sampler in clamp mode 
Signed-off-by: Maciej Plewka <maciej.plewka@intel.com>
 2022-01-20 18:15:53 +01:00
Zbigniew Zdanowicz
c36c083812 Refactor implicit scaling parameters for surface state 
Related-To: NEO-6589

Signed-off-by: Zbigniew Zdanowicz <zbigniew.zdanowicz@intel.com>
 2022-01-17 09:30:58 +01:00
Compute-Runtime-Validation
182042b04d Revert "Update default thread arbitration policy" 
This reverts commit 8c3e9ace69.

Signed-off-by: Compute-Runtime-Validation <compute-runtime-validation@intel.com>
 2022-01-13 21:32:29 +01:00
Bartosz Dunajski
8c3e9ace69 Update default thread arbitration policy 
Signed-off-by: Bartosz Dunajski <bartosz.dunajski@intel.com>
 2022-01-13 16:24:11 +01:00
Igor Venevtsev
71746a2fff Register zebin binary in L0 debugger 
Related-To: NEO-5571

Signed-off-by: Igor Venevtsev <igor.venevtsev@intel.com>
 2022-01-12 23:17:59 +01:00
Maciej Plewka
df7723411f Patch image descriptor fields with dword width 
Signed-off-by: Maciej Plewka <maciej.plewka@intel.com>
 2021-12-27 17:55:42 +01:00
Jaime Arteaga
7364288ed9 Revert "Use correct enum values for sampler in clamp mode" 
This reverts commit c8737c6b4b3c67a81f7b4d1ea0918a5f9daac87d.

Signed-off-by: Jaime Arteaga <jaime.a.arteaga.molina@intel.com>
 2021-12-22 22:17:57 +01:00
Maciej Plewka
c92a4acc01 Use correct enum values for sampler in clamp mode 
Signed-off-by: Maciej Plewka <maciej.plewka@intel.com>
 2021-12-22 19:40:30 +01:00
Jaime Arteaga
e5415dad5d Use base pointer when looking for peer allocations 
Signed-off-by: Jaime Arteaga <jaime.a.arteaga.molina@intel.com>
 2021-12-22 06:03:31 +01:00
Neil R Spruit
64ca4b3456 Allow Explicit RTDispatch args and remove multi free of rtMemoryBackedBuffer 
Signed-off-by: Neil R Spruit <neil.r.spruit@intel.com>
 2021-12-21 20:09:36 +01:00
Mateusz Hoppe
17f82bbe12 Fix double ISA transfer for user kernels in L0 
Related-To: NEO-6555

- ISA should only be copied once, after linking phase is complete

Signed-off-by: Mateusz Hoppe <mateusz.hoppe@intel.com>
 2021-12-21 07:54:51 +01:00
Jim Snow
2dfb7df63b Add RTDispatchGlobals allocation for ray tracing 
If a kernel has ray tracing calls, we allocate and initialize
per-device RTDispatchGlobals if needed, and hand off pointer to
the same into a running kernel via an implicit parameter.

Related-To: NEO-5384
Signed-off-by: Jim Snow <jim.m.snow@intel.com>
 2021-12-08 09:44:13 +01:00
Mateusz Jablonski
3de256b17b Correct L0 kernel tests 
respect memory copies for patching ISA
remove tests for nullptr kernel ISA

Related-To: NEO-5081, IGC-4707
Signed-off-by: Mateusz Jablonski <mateusz.jablonski@intel.com>
 2021-12-03 07:47:50 +01:00
Spruit, Neil R
6d8502847e Set Uncached MOCS for List only given stateless uncached args 
Signed-off-by: Spruit, Neil R <neil.r.spruit@intel.com>
 2021-11-18 03:35:48 +01:00
Spruit, Neil R
9c6433e55e Fix to L3 Caching given unaligned memory & hostPtrCopy only for src host ptrs 
Signed-off-by: Spruit, Neil R <neil.r.spruit@intel.com>
 2021-11-16 00:44:46 +01:00
Zbigniew Zdanowicz
f90932cca7 Use references instead copy ctors 
Signed-off-by: Zbigniew Zdanowicz <zbigniew.zdanowicz@intel.com>
 2021-11-15 14:42:33 +01:00