intel/compute-runtime
1
0
Fork 0
mirror of https://github.com/intel/compute-runtime.git synced 2025-12-30 09:58:55 +08:00
Code Issues Packages Projects Releases Wiki Activity
5,314 Commits 42 Branches 655 Tags
7aea294c85a267b920a832168cfe7df71f080618
Commit Graph

311 Commits

Author SHA1 Message Date
Maciej Plewka
43f4be3393 Fix offseted ptr in bliter memory copy 
Change-Id: I0446cf019cfb3b171ce84bd428c69a83ffc59d54
Signed-off-by: Maciej Plewka <maciej.plewka@intel.com>
 2020-07-16 11:10:20 +02:00
T.J. Vivek Vilvaraj
6224db771a PCI driver fix for Discrete devices 
Change-Id: I91e444c88b5e72463c7f181ece535da4150a2665
Signed-off-by: Vilvaraj, T J Vivek <t.j.vivek.vilvaraj@intel.com>
 2020-07-15 23:33:59 +02:00
Mateusz Jablonski
74d520e893 Add missing header to l0 debugger tests 
Change-Id: Iaf2be74945b26036f38e3b677c005c4fc3431256
Signed-off-by: Mateusz Jablonski <mateusz.jablonski@intel.com>
 2020-07-15 11:22:29 +02:00
Vilvaraj, T J Vivek
ce781fe9ce Add Per Client Memory info to GetProcessState 
Change-Id: Ifa181bce7701a97a46474f0668f0e6bf9d738ac3
Signed-off-by: Vilvaraj, T J Vivek <t.j.vivek.vilvaraj@intel.com>
 2020-07-14 21:07:37 +02:00
Mateusz Hoppe
073a40c14c Move reading env vars to DriverImp 
- add requirePerContextMemorySpace flag to ExecEnv

Related-To: NEO-4637

Change-Id: I3968bedd9cfd1b1e41e79b63939b7a9bf25e7ff5
Signed-off-by: Mateusz Hoppe <mateusz.hoppe@intel.com>
 2020-07-14 19:51:41 +02:00
Pawel Cieslak
4b6f8b415e Correct HeaderFilterRegex 
Related-To: NEO-3963

Change-Id: I85c2076a00fa53df0f46b9227697cc7aa0cf2ba8
Signed-off-by: Pawel Cieslak <pawel.cieslak@intel.com>
 2020-07-14 18:46:37 +02:00
Filip Hazubski
38740c7b75 Use blit when patching data segments with Linker 
Change-Id: I79e92add07f5bd7a68d4b03cf8069ed9c2cb907f
Signed-off-by: Filip Hazubski <filip.hazubski@intel.com>
 2020-07-14 17:47:14 +02:00
Maciej Plewka
8a9ac830cf Split test_cmdlist into two files 
Change-Id: I8f2f50afeea338e3cccd5aee56a8dcf4958f365c
Signed-off-by: Maciej Plewka <maciej.plewka@intel.com>
 2020-07-14 16:34:34 +02:00
Robert Krzemien
5d5a266339 Metric Api: get query report slot fix 
Change-Id: Ib654f756159d2fe8eb6381be7debd08e2261e320
Signed-off-by: Robert Krzemien <robert.krzemien@intel.com>
 2020-07-14 13:48:16 +02:00
Mateusz Jablonski
edf35e14a3 Disable L0 ULTs when there are no L0 headers 
Change-Id: Iaaec1549b3670d81c4becd95dde65bb99d532fe9
Signed-off-by: Mateusz Jablonski <mateusz.jablonski@intel.com>
 2020-07-14 13:40:11 +02:00
Jitendra Sharma
92b15507b0 Initialize variables and validate pointers before actually using them 
Change-Id: Iae6fbeac124e1a02da419f5071e1ebc292b390cf
Signed-off-by: Jitendra Sharma <jitendra.sharma@intel.com>
 2020-07-14 11:17:58 +02:00
Plewka, Maciej
63721561f3 Revert "Fix offseted ptr in bliter memory copy" 
This reverts commit 3afeb00d3a.

Change-Id: I6987eb0663a735043d02103c444cca2e109a62e5
 2020-07-14 10:25:10 +02:00
davidoli
f70882c684 Move tracing files to experimental directories 
Remove need for zetInit call for tracing

Change-Id: Icbb75d8f52e2f9107e5308fd0c99415ea1e227f6
Signed-off-by: davidoli <david.olien@intel.com>
 2020-07-14 00:31:22 +02:00
Konstanty Misiak
1067596196 Add channelOrder and channelDataType to crossThreadData in L0 
Related-To: NEO-4649

Change-Id: If07127424fc03ac410665cd1eb0c0da966b46584
Signed-off-by: Konstanty Misiak <konstanty.misiak@intel.com>
 2020-07-13 16:59:08 +02:00
Maciej Plewka
3afeb00d3a Fix offseted ptr in bliter memory copy 
Change-Id: I90c818a3ead16070beb70c91a05622b1d9d14881
Signed-off-by: Maciej Plewka <maciej.plewka@intel.com>
 2020-07-13 16:58:26 +02:00
Vinod Tipparaju
f3f464801c Refactor Event class to make it thread safe 
Change-Id: Iabda4500bc4ab7e91a7af396669d3b74f7336132
Signed-off-by: Vinod Tipparaju <vinod.tipparaju@intel.com>
 2020-07-13 15:05:55 +02:00
Andrzej Swierczynski
77f50e5444 Always pass device bitfield to AllocationProperties in constructor 
Related-To: NEO-4722

Change-Id: Ie2475bf92a3189bcb9073bec5bf5af709e597c5d
Signed-off-by: Andrzej Swierczynski <andrzej.swierczynski@intel.com>
 2020-07-13 09:00:10 +02:00
Jitendra Sharma
146fc900c3 Add initial sysman stub as per latest spec 
Change-Id: I6f36b9faa21e05a6954de0b50ea01240539441d1
Signed-off-by: Jitendra Sharma <jitendra.sharma@intel.com>
 2020-07-11 06:54:08 +05:30
Jaime Arteaga
a637c82c4e Share USM host pointers among devices 
Change-Id: Ibdab580609e6bbb32b370ce6ee0b321df6d63245
Signed-off: Jaime Arteaga <jaime.a.arteaga.molina@intel.com>
 2020-07-10 23:06:06 +02:00
Bill Jordan
e8bd440773 Don't allow copy or moving Sysman related objects. 
Change-Id: I70dd97bffa1c4d08f05eb796c6d6a2eb66f06f4b
Signed-off-by: Bill Jordan <bill.jordan@intel.com>
 2020-07-10 21:05:15 +02:00
Lukasz Jobczyk
ff0add74e3 Add alternative residency model on Linux 
Related-To: NEO-4732

Change-Id: I79e165d2b647af200ca314e1183ecf05903de644
Signed-off-by: Lukasz Jobczyk <lukasz.jobczyk@intel.com>
 2020-07-10 12:38:57 +02:00
Jaime Arteaga
4e1d96f7c3 Modify creation of queues per ordinals in level-zero 
In a multi-subDevice device:
- If creating the queue with the parent device handle:
  - Use subDevice0 engines.
- If creating the queue with one of the subDevice handles:
  - Use that subDevice engines

In a device without subDevices:
- No changes. All engines of device are used.

Change-Id: I11cf08cbab08d168deb135111f884c0c023ba384
Signed-off: Jaime Arteaga <jaime.a.arteaga.molina@intel.com>
 2020-07-10 02:04:45 -07:00
Spruit, Neil R
2ae0260c7d Fix Image Copy with null region to handle invalid height/depth in descriptor 
Change-Id: Ida41570c1ee12f68f5630bacb357447b6d4dd171
Signed-off-by: Spruit, Neil R <neil.r.spruit@intel.com>
 2020-07-09 18:32:04 +02:00
Zbigniew Zdanowicz
bac5506b62 Modify function dispatching cross and per-thread data 
Related-To: NEO-4585

Change-Id: Ia6b54b8d0c868cab5403332411655dc8c9ef4c8d
Signed-off-by: Zbigniew Zdanowicz <zbigniew.zdanowicz@intel.com>
 2020-07-08 19:30:23 +02:00
Jaime Arteaga
823586b6fb Correct address in setBufferSurfaceState 
Change-Id: I17c6766f63aa2cde526db297b8334428a29ec85f
Signed-off: Jaime Arteaga <jaime.a.arteaga.molina@intel.com>
 2020-07-08 16:39:40 +02:00
mraghuwa
357fef0ff0 Refactor file access in sysman 
Change-Id: I9603c96658430064a1d68b901586171c8ba52803
Signed-off-by: mraghuwa <mayank.raghuwanshi@intel.com>
 2020-07-08 08:32:02 +02:00
Vilvaraj, T J Vivek
3c50e1ede6 fix unintialized class member in Ctor. 
Change-Id: Idc3e8a2ddccaf9c94639a3f499824e86de830fd4
 2020-07-07 21:48:18 +02:00
Bill Jordan
c7d584b8ec Added boilerplate implementation of Sysman FabricPort 
Change-Id: Icb8db2b1bac7858fd07470506c17f5cc38f34581
Signed-off-by: Bill Jordan <bill.jordan@intel.com>
 2020-07-07 13:42:02 -04:00
Maciej Plewka
04ff7218e3 Use one blit command for copy region 
Change-Id: I8a335b3ec58bf4b767d93435691acb036b5b2ce7
Signed-off-by: Maciej Plewka <maciej.plewka@intel.com>
 2020-07-07 12:22:40 +02:00
Bartosz Dunajski
d712a015b4 Use correct heap for GSBA programming 
Change-Id: I85d3b478e8c3749501ca6eb76224d95b4dbbb86c
Signed-off-by: Bartosz Dunajski <bartosz.dunajski@intel.com>
 2020-07-03 09:12:34 +02:00
Spruit, Neil R
5734d0df70 Fix to kernel name size copy given > 256 on windows 
- Enables truncation on windows for kernel name > 256 to
 account for the null terminator.

Change-Id: I97ba4d5a65d9675d6c0da70b8eab5bdff28b7dc0
Signed-off-by: Spruit, Neil R <neil.r.spruit@intel.com>
 2020-07-03 12:42:15 +00:00
macabral
e08022e9c7 Support for Platform Monitoring Technology 
Add support for Platform Monitoring Technology,
and read temperature and energy counters.

Change-Id: Ic2c79e902400148cc538267c498fc1d0185c81f8
Signed-off-by: Matias Cabral <matias.a.cabral@intel.com>
 2020-07-02 19:41:06 +02:00
Bartosz Dunajski
2e87c872b5 Select correct heap for programGeneralStateBaseAddress 
Change-Id: I21744fbc67551d358e03b3ee44f649ba8d62eb45
Signed-off-by: Bartosz Dunajski <bartosz.dunajski@intel.com>
 2020-07-02 11:03:03 +02:00
T.J. Vivek Vilvaraj
96a7b1e066 add rules to install RAS udev rules 
- create rules to install Udev rules in configurable location
- create files relating to RAS counters

Change-Id: Iebd57ba2dd09494ea4586b305cd56c86a71fb8b0
 2020-07-02 10:25:21 +02:00
Mateusz Jablonski
93c1e1b976 Add MultiGraphicsAllocation to USM 
Related-To: NEO-4672
Change-Id: I53ea4bea73ae6d52840146f63bc561bb90f9fe62
Signed-off-by: Mateusz Jablonski <mateusz.jablonski@intel.com>
 2020-07-02 09:39:21 +02:00
Bartosz Dunajski
6dd07bd3bc Use correct Heap32 index for local memory allocations 
Change-Id: I068f712ab2b05ee3d5a9716b21de685a7fee3a02
Signed-off-by: Bartosz Dunajski <bartosz.dunajski@intel.com>
 2020-07-01 17:31:43 +02:00
Mateusz Hoppe
5eafc349c9 Introduce SBA tracking buffer allocation 
Related-To: NEO-4637

- allocate sbaAllocation in L0 debugger

Change-Id: Ia1be1ad637bbdd6e7f12ca6fdfb0c486ba23a040
Signed-off-by: Mateusz Hoppe <mateusz.hoppe@intel.com>
 2020-07-01 09:46:05 +02:00
Jaime Arteaga
be5364ac2f Use Level Zero core tests's main file for tools 
No need seen for having two.

Change-Id: I138390c4ed6f467aee0326746a8fc5479dbba9f8
Signed-off: Jaime Arteaga <jaime.a.arteaga.molina@intel.com>
 2020-07-01 01:39:43 +02:00
Jaime Arteaga
8113fafe53 Disable cross-device indirect access 
Change-Id: I57655abfc02785dfd68384a1546ee4cfdbea938a
Signed-off: Jaime Arteaga <jaime.a.arteaga.molina@intel.com>
 2020-06-30 21:42:47 +02:00
Maciej Plewka
a661f4b878 Reuse hostPtr allocations 
Change-Id: Ie7e24e6630b26809fac1215b66cd90b3cafda53f
Signed-off-by: Maciej Plewka <maciej.plewka@intel.com>
 2020-06-30 20:44:16 +02:00
Spruit, Neil R
489521da97 Fixed Image size used in Copy From/to memory for null regions 
- When peforming Image Copy from/to memory, the size of the image and thus the
memory should be expected to be at maximum the size of the
image width, height, & depth in the user's descriptor.
- When a user passes in a nullptr for the destination or source region the
width, height, & depth of the image region should match the image descriptor
that was passed in by the user at image create.
- The Physical image allocated may be larger than the user requested.
This new size cannot be used in the Copy to/From memory otherwise device data
corruption will occur.

Change-Id: I950f6fd1d5ddc9911dd235f84e1cf00618e4e2a3
Signed-off-by: Spruit, Neil R <neil.r.spruit@intel.com>
 2020-06-29 22:48:29 +02:00
Jaime Arteaga
5b61ad0966 Add stub for dynamic link function and for extended kernel properties 
Change-Id: Ifaaf1226114233618e7959def086989cf93bd0bd
Signed-off: Jaime Arteaga <jaime.a.arteaga.molina@intel.com>
 2020-06-29 02:11:29 +02:00
Raiyan Latif
b73c757a82 Add indirect allocations to residency at kernel submission time 
Change-Id: Idc6ce7ac72de84107990a5c9786c868d4bfa4322
Signed-off-by: Raiyan Latif <raiyan.latif@intel.com>
 2020-06-26 01:54:09 +02:00
Mateusz Jablonski
c6239968a5 Fix typos: 
preffered -> preferred
deffered -> deferred

Change-Id: I1b87861590c273d7fcda5bf0c5a772bf36e1bc74
Signed-off-by: Mateusz Jablonski <mateusz.jablonski@intel.com>
 2020-06-25 19:17:41 +02:00
Jitendra Sharma
c43759cc48 Cleanup and fixes in sysman source 
In this Change:
 - Initialize local variables used in pci source.
 - Move setting of temperature handle's type to constructor of
   TemperatureImp class as temperature handle's type is used in
   init() of TemperatureImp class.
 - Allow only ENOENT  errno at the end of FsAccess::listDirectory function.
   Because in this function all directory entries will be read in a
   loop. And loop will exit only after readdir() finished reading
   all entries in directory and thus readdir() will exit, when it fails
   reading any further entry. Thus system will return ENOENT for readdir.

Change-Id: Ibd3ac3f841b114fd87edea1410750b33f3a14e5b
Signed-off-by: Jitendra Sharma <jitendra.sharma@intel.com>
 2020-06-25 18:32:33 +02:00
Mateusz Jablonski
d34ddb94d9 Disable BUILD_WITH_L0 when selected platforms are not supported 
Change-Id: Ic945fd091ac1e12182503f5a9333d42582f3f9f5
Signed-off-by: Mateusz Jablonski <mateusz.jablonski@intel.com>
 2020-06-25 13:46:32 +02:00
Maciej Plewka
a822503b41 Use encoder to program buffer surface state 
Change-Id: Ibe66bd9906743b021a04f1d9aad1aae4127a4f71
Signed-off-by: Maciej Plewka <maciej.plewka@intel.com>
 2020-06-25 12:32:29 +02:00
Vilvaraj, T J Vivek
0c9c55cd17 add counter support for RAS. 
- added dual handle support for RAS Correctable and Uncorrectable Errors.
- added reset counter for RAS.
- added Os Specific ULT for RAS

Change-Id: Ia10115bf6720ab211f549571e810ec0d6c0801ec
 2020-06-25 08:48:11 +02:00
Aravind Gopalakrishnan
d635eb6300 Move event timestamp function to cmdlist_hw.inl 
Change-Id: I0fdff3a70172a81a32e416d62b00bc57420640f3
Signed-off-by: Aravind Gopalakrishnan <Aravind.Gopalakrishnan@intel.com>
 2020-06-24 21:50:51 +02:00
Jitendra Sharma
251994149a Expose DRM interface to sysman APIs 
Change-Id: Iab4d42cf90c9804c2b036045f3990aedd31efa91
Signed-off-by: Jitendra Sharma <jitendra.sharma@intel.com>
 2020-06-24 16:40:49 +02:00