intel/compute-runtime
1
0
Fork 0
mirror of https://github.com/intel/compute-runtime.git synced 2025-12-28 16:48:45 +08:00
Code Issues Packages Projects Releases Wiki Activity
8,865 Commits 42 Branches 655 Tags
7ea0a11c0af701551ceebb9534b10c8de7226dda
Commit Graph

827 Commits

Author SHA1 Message Date
Zbigniew Zdanowicz
7ea0a11c0a Unify programming of partition registers 
Related-To: NEO-6262


Signed-off-by: Zbigniew Zdanowicz <zbigniew.zdanowicz@intel.com>
 2021-11-18 16:52:51 +01:00
Krystian Chmielewski
8e57e48695 L0: Pass debug zebin to SLD 
Added passing debug zebin to SLD.
Added support for .const.data.strings section in debug zebin creation.
Refactored debug zebin creation code.

Resolves: NEO-6246
Signed-off-by: Krystian Chmielewski <krystian.chmielewski@intel.com>
 2021-11-18 11:38:23 +01:00
Spruit, Neil R
6d8502847e Set Uncached MOCS for List only given stateless uncached args 
Signed-off-by: Spruit, Neil R <neil.r.spruit@intel.com>
 2021-11-18 03:35:48 +01:00
Jemale Lockett
a2401299a0 Fix zero size allocation look up 
Signed-off-by: Jemale Lockett <jemale.lockett@intel.com>
Related-To: LOCI-2537
 2021-11-18 01:57:44 +01:00
Zbigniew Zdanowicz
3b556a5e44 Add post sync capability to implicit scaling barrier 
Related-To: NEO-6262

Signed-off-by: Zbigniew Zdanowicz <zbigniew.zdanowicz@intel.com>
 2021-11-17 12:08:52 +01:00
Joshua Santosh Ranjan
d15eed035b Metrics Restore addressOffsetCCSOffset after query programming 
Related-To: LOCI-2711

Signed-off-by: Joshua Santosh Ranjan <joshua.santosh.ranjan@intel.com>
 2021-11-17 11:57:51 +01:00
Mateusz Jablonski
babdbfb0cf Rename L0 Device method 
remove gmock from mock device
add macros to define mock methods with ref return

Related-To: NEO-4914
Signed-off-by: Mateusz Jablonski <mateusz.jablonski@intel.com>
 2021-11-16 22:01:14 +01:00
Spruit, Neil R
9c6433e55e Fix to L3 Caching given unaligned memory & hostPtrCopy only for src host ptrs 
Signed-off-by: Spruit, Neil R <neil.r.spruit@intel.com>
 2021-11-16 00:44:46 +01:00
Mateusz Jablonski
75a5aed81d Refactor patching implicit args relocation 
Related-To: NEO-5081
Signed-off-by: Mateusz Jablonski <mateusz.jablonski@intel.com>
 2021-11-15 17:09:36 +01:00
Zbigniew Zdanowicz
f90932cca7 Use references instead copy ctors 
Signed-off-by: Zbigniew Zdanowicz <zbigniew.zdanowicz@intel.com>
 2021-11-15 14:42:33 +01:00
Kamil Diedrich
35f709b221 Add RGBP planar formats 
Signed-off-by: Kamil Diedrich <kamil.diedrich@intel.com>
 2021-11-10 14:17:04 +01:00
Filip Hazubski
7af07b6d8c Update cooperative dispatch logic 
Signed-off-by: Filip Hazubski <filip.hazubski@intel.com>
 2021-11-09 18:23:25 +01:00
Zbigniew Zdanowicz
df6829f361 Use event pool init code for result of event pool api creation function 
Signed-off-by: Zbigniew Zdanowicz <zbigniew.zdanowicz@intel.com>
 2021-11-09 16:29:49 +01:00
Krystian Chmielewski
d29148a73a Populate linkerInput before allocating globals 
Signed-off-by: Krystian Chmielewski <krystian.chmielewski@intel.com>
 2021-11-09 12:20:13 +01:00
Krystian Chmielewski
06eaef0352 Zebin: Use strings section for printf 
Resolves: NEO-6143

Signed-off-by: Krystian Chmielewski <krystian.chmielewski@intel.com>
 2021-11-07 19:10:47 +01:00
Aravind Gopalakrishnan
5d1c3c98a4 Use csr internal allocs for host pointers for flushTask 
Signed-off-by: Aravind Gopalakrishnan <aravind.gopalakrishnan@intel.com>
Signed-off-by: Vinod Tipparaju <vinod.tipparaju@intel.com>
 2021-11-05 21:58:13 +01:00
Zbigniew Zdanowicz
49d4b8f1d8 Add implicit scaling capability to L0 barriers 
Related-To: NEO-6262

Signed-off-by: Zbigniew Zdanowicz <zbigniew.zdanowicz@intel.com>
 2021-11-05 14:03:47 +01:00
Szymon Morek
dbeb263868 Fix CFE programming when usm transfer required 
Resolves: NEO-6288

Signed-off-by: Szymon Morek <szymon.morek@intel.com>
 2021-11-05 11:49:48 +01:00
Zbigniew Zdanowicz
7d109c42bc Do not execute multi-tile command list on single-tile command queue 
Signed-off-by: Zbigniew Zdanowicz <zbigniew.zdanowicz@intel.com>
 2021-11-03 13:27:49 +01:00
Mateusz Hoppe
9ee8ee836d Disable fused EUs when debugging enabled 
Related-To: NEO-6398

Signed-off-by: Mateusz Hoppe <mateusz.hoppe@intel.com>
 2021-11-02 15:46:01 +01:00
Zbigniew Zdanowicz
4fbb199790 Add platform parameter to configure pipe control dispatch 
Signed-off-by: Zbigniew Zdanowicz <zbigniew.zdanowicz@intel.com>
 2021-11-02 12:14:10 +01:00
Jaime Arteaga
c58e8eeddd Return correct L0 API version 
Signed-off-by: Jaime Arteaga <jaime.a.arteaga.molina@intel.com>
 2021-10-29 11:07:31 +02:00
Lukasz Jobczyk
c7d5a96dfd Flush small task adjustments 
Signed-off-by: Lukasz Jobczyk <lukasz.jobczyk@intel.com>
 2021-10-28 11:39:55 +02:00
Jaime Arteaga
7363b3fc09 Return sucess for zeCommandListAppendMemAdvise when not supported 
zeCommandListAppendMemAdvise is a performance hint, so on error,
we can just return success, while at the same time ignoring it.

Signed-off-by: Jaime Arteaga <jaime.a.arteaga.molina@intel.com>
 2021-10-28 10:27:34 +02:00
Compute-Runtime-Validation
8c6fed2149 Revert "Flush small task adjustments" 
This reverts commit 32ae9555f1.

Signed-off-by: Compute-Runtime-Validation <compute-runtime-validation@intel.com>
 2021-10-28 09:19:32 +02:00
Lukasz Jobczyk
32ae9555f1 Flush small task adjustments 
Signed-off-by: Lukasz Jobczyk <lukasz.jobczyk@intel.com>
 2021-10-27 16:43:06 +02:00
Lukasz Jobczyk
99972e2a98 Add ZE_HOST_MEM_ALLOC_FLAG_BIAS_UNCACHED implementation 
Signed-off-by: Lukasz Jobczyk <lukasz.jobczyk@intel.com>
 2021-10-25 14:39:20 +02:00
Bartosz Dunajski
1f2aa82c5b Remove UNUSED_VARIABLE macro 
Signed-off-by: Bartosz Dunajski <bartosz.dunajski@intel.com>
 2021-10-22 18:56:33 +02:00
Zbigniew Zdanowicz
8fe2b269f0 Correct cross library dependencies 
Signed-off-by: Zbigniew Zdanowicz <zbigniew.zdanowicz@intel.com>
 2021-10-22 18:30:35 +02:00
Bartosz Dunajski
d34ef3170a Remove CPP_ATTRIBUTE_FALLTHROUGH macro 
Signed-off-by: Bartosz Dunajski <bartosz.dunajski@intel.com>
 2021-10-22 17:27:57 +02:00
Filip Hazubski
28b37aea72 Correct handling unique_ptr in functions 
Signed-off-by: Filip Hazubski <filip.hazubski@intel.com>
 2021-10-21 18:17:14 +02:00
Zbigniew Zdanowicz
f305e38b32 Refactor creation of buffer surface state 4/n 
Signed-off-by: Zbigniew Zdanowicz <zbigniew.zdanowicz@intel.com>
 2021-10-21 17:46:47 +02:00
Zbigniew Zdanowicz
e80ec1df9c Refactor creation of buffer surface state 3/n 
Signed-off-by: Zbigniew Zdanowicz <zbigniew.zdanowicz@intel.com>
 2021-10-21 16:57:21 +02:00
Zbigniew Zdanowicz
a7747fece5 Refactor creation of buffer surface state 2/n 
Signed-off-by: Zbigniew Zdanowicz <zbigniew.zdanowicz@intel.com>
 2021-10-21 16:09:54 +02:00
Zbigniew Zdanowicz
9d56939980 Refactor creation of buffer surface state 1/n 
Signed-off-by: Zbigniew Zdanowicz <zbigniew.zdanowicz@intel.com>
 2021-10-21 13:11:31 +02:00
Raiyan Latif
f5210ed89f Account for offset pointer in P2P memory copies 
Signed-off-by: Raiyan Latif <raiyan.latif@intel.com>
 2021-10-21 03:09:31 +02:00
Kamil Diedrich
465bec3d76 Add NTHandle sharing 
Signed-off-by: Kamil Diedrich <kamil.diedrich@intel.com>
 2021-10-19 14:17:25 +02:00
Krzysztof Gibala
ca0138da2e Disable PC WA on specific engine type 
Related-To: NEO-6056

Signed-off-by: Krzysztof Gibala <krzysztof.gibala@intel.com>
 2021-10-18 14:04:27 +02:00
Mateusz Jablonski
f5c20b924c Revert "Dont look for builtin with default revision" 
Signed-off-by: Mateusz Jablonski <mateusz.jablonski@intel.com>
 2021-10-18 13:06:16 +02:00
Mateusz Jablonski
439b8c51d9 Dont look for builtin with default revision 
when revision doesnt match revision in registered resources
then use source or intermediate resource


Resolves: NEO-6170
Signed-off-by: Mateusz Jablonski <mateusz.jablonski@intel.com>
 2021-10-15 13:55:40 +02:00
Igor Venevtsev
4286b3a55c Reserve precise amount of memory for debug surface 
Resolves: LOCI-2209

Signed-off-by: Igor Venevtsev <igor.venevtsev@intel.com>
 2021-10-15 12:19:51 +02:00
Bartosz Dunajski
7fa3d0e8f6 Improve L0 Device creation 
Signed-off-by: Bartosz Dunajski <bartosz.dunajski@intel.com>
 2021-10-15 10:18:40 +02:00
Mateusz Jablonski
0d74ab8ae8 Correct allocating event pool in device memory 
Signed-off-by: Mateusz Jablonski <mateusz.jablonski@intel.com>
 2021-10-13 17:36:46 +02:00
Jaime Arteaga
e0a093b87a Make IPC events available for P2P operations 
Signed-off-by: Jaime Arteaga <jaime.a.arteaga.molina@intel.com>
 2021-10-13 17:20:35 +02:00
Bartosz Dunajski
8605f06435 Fix L0 SubDevice creation 
Signed-off-by: Bartosz Dunajski <bartosz.dunajski@intel.com>
 2021-10-13 16:55:17 +02:00
Maciej Plewka
38eab0e70f Return correct status when module is not fully linked 
Signed-off-by: Maciej Plewka <maciej.plewka@intel.com>
 2021-10-13 16:18:42 +02:00
Aravind Gopalakrishnan
0e5a55d947 Reprogram mmio to constant value after use 
Signed-off-by: Aravind Gopalakrishnan <aravind.gopalakrishnan@intel.com>
 2021-10-13 12:23:47 +02:00
Mateusz Hoppe
10e4b54986 Copy ISA before making it resident 
Signed-off-by: Mateusz Hoppe <mateusz.hoppe@intel.com>
 2021-10-12 21:51:06 +02:00
Mateusz Jablonski
bf25853799 Move some mocks to shared 
Signed-off-by: Mateusz Jablonski <mateusz.jablonski@intel.com>
 2021-10-12 21:46:53 +02:00
Milczarek, Slawomir
5aeae0cf99 Add mem advise control flags to drm alocation 
Signed-off-by: Milczarek, Slawomir <slawomir.milczarek@intel.com>
 2021-10-12 11:39:06 +02:00