intel/compute-runtime
1
0
Fork 0
mirror of https://github.com/intel/compute-runtime.git synced 2025-12-29 09:03:14 +08:00
Code Issues Packages Projects Releases Wiki Activity
19,290 Commits 42 Branches 655 Tags
915e2ff3865af5a2a8db12df4dbe1d527a103da7
Commit Graph

6940 Commits

Author SHA1 Message Date
Naklicki, Mateusz
a0e7ef1ce1 fix: explicitly skip programming of unused scratch data ptr 
If scratch data is unused, explicitly skip programming.

Related-To: NEO-14130

Signed-off-by: Naklicki, Mateusz <mateusz.naklicki@intel.com>
 2025-05-08 16:56:42 +02:00
Mateusz Hoppe
a56785f8b0 feature: add support for 64bit cross thread offset relocation 
Resolves: NEO-14865

Signed-off-by: Mateusz Hoppe <mateusz.hoppe@intel.com>
 2025-05-08 15:04:25 +02:00
Michal Mrozek
52daf63a6f refactor: remove not needed debug variable 
Signed-off-by: Michal Mrozek <michal.mrozek@intel.com>
 2025-05-08 14:29:27 +02:00
Kamil Kopryk
b048d0e557 fix: set correct bindless offsets for L0 bindless images extension with heapless 
Additionally reorder members in bindless heaps helper.

Related-To: NEO-14710
Signed-off-by: Kamil Kopryk <kamil.kopryk@intel.com>
 2025-05-08 13:46:46 +02:00
Lukasz Jobczyk
063b719a44 refactor: Adjust ulls support debug keys 
Signed-off-by: Lukasz Jobczyk <lukasz.jobczyk@intel.com>
 2025-05-08 13:00:05 +02:00
Szymon Morek
6ae43123f6 fix: correct usages of ULLS-related resources 
Related-To: NEO-14360

Current gmm usage type of these resources is causing
them to be cached, which is incorrect.

Signed-off-by: Szymon Morek <szymon.morek@intel.com>
 2025-05-08 12:12:45 +02:00
Compute-Runtime-Validation
7167f45199 Revert "refactor: Gate shared system mem caps with KMD cap" 
This reverts commit 8e59ac7576.

Signed-off-by: Compute-Runtime-Validation <compute-runtime-validation@intel.com>
 2025-05-08 11:26:52 +02:00
Filip Hazubski
ba85f7417d fix: Add debug toggle to disable flush L3 for host usm 
Signed-off-by: Filip Hazubski <filip.hazubski@intel.com>
 2025-05-07 16:57:31 +02:00
Michal Mrozek
afdc04975f refactor: remove ftrSvm variable 
- it is true on all platforms.

Signed-off-by: Michal Mrozek <michal.mrozek@intel.com>
 2025-05-07 16:16:42 +02:00
Mateusz Jablonski
04990d90f7 refactor: remove not needed device parameter from AUBFamilyMapper 
Signed-off-by: Mateusz Jablonski <mateusz.jablonski@intel.com>
 2025-05-07 15:43:40 +02:00
Michal Mrozek
c3eec70a97 refactor: remove not needed hw info member 
- it is false on all platforms.

Signed-off-by: Michal Mrozek <michal.mrozek@intel.com>
 2025-05-07 14:17:49 +02:00
Krzysztof Sprzaczkowski
de72e91269 feature: Native GPU fence synchronization object implementation 
Related-To: NEO-10811
Signed-off-by: Krzysztof Sprzaczkowski <krzysztof.sprzaczkowski@intel.com>
 2025-05-07 11:00:34 +02:00
Bartosz Dunajski
fdb84aaa3d feature: pass partition count to copy properties 
Related-To: NEO-7067

Signed-off-by: Bartosz Dunajski <bartosz.dunajski@intel.com>
 2025-05-07 10:54:28 +02:00
Tomasz Biernacik
ce1ce06fb3 fix: get driver protection bits on WSL 
Related-To: NEO-14643

Signed-off-by: Tomasz Biernacik <tomasz.biernacik@intel.com>
 2025-05-07 08:07:20 +02:00
John Falkowski
8e59ac7576 refactor: Gate shared system mem caps with KMD cap 
Enabled only by setting EnableSharedSystemUsmSupport=1 flag

Related-To: NEO-12988

Signed-off-by: John Falkowski <john.falkowski@intel.com>
 2025-05-07 06:38:01 +02:00
Lukasz Jobczyk
ac7bd757a6 refactor: deallocate via gmm 
Related-To: NEO-13051

Signed-off-by: Lukasz Jobczyk <lukasz.jobczyk@intel.com>
 2025-05-06 18:12:46 +02:00
Dominik Dabek
6afefa1e31 performance: usm device pool, compression handling 
Use device compression defaults when allocating pool.
Ignore compression hints when allocating from pool.

Also remove unused late initialization methods.

Related-To: NEO-6893

Signed-off-by: Dominik Dabek <dominik.dabek@intel.com>
 2025-05-06 16:30:58 +02:00
Tomasz Biernacik
310d8c2e58 fix: allow ringBuffer in coherent memory only for Xe2+ 
Related-To: NEO-9421

Signed-off-by: Tomasz Biernacik <tomasz.biernacik@intel.com>
 2025-05-06 15:31:59 +02:00
Mateusz Hoppe
d3b11d1527 fix: correctly patch implicit arg buffer in indirect data 
- use correct size alignment of implicit arg buffer, crossthread data
should start after the buffer without extra padding

Related-To: NEO-14449

Signed-off-by: Mateusz Hoppe <mateusz.hoppe@intel.com>
 2025-05-06 13:25:11 +02:00
Compute-Runtime-Validation
d477935ab9 Revert "refactor: Gate shared system mem caps with KMD cap" 
This reverts commit f38fae3b18.

Signed-off-by: Compute-Runtime-Validation <compute-runtime-validation@intel.com>
 2025-05-06 12:43:16 +02:00
Andrzej Koska
41c0546c45 fix: reset timestamps when userEvent is terminated 
Related-To: NEO-14448

Signed-off-by: Andrzej Koska <andrzej.koska@intel.com>
 2025-05-06 10:28:35 +02:00
Lukasz Jobczyk
1f9cfb8916 fix: Add missing fences when unblock residency semaphore 
Related-To: NEO-14642

Signed-off-by: Lukasz Jobczyk <lukasz.jobczyk@intel.com>
 2025-05-06 08:54:30 +02:00
John Falkowski
f38fae3b18 refactor: Gate shared system mem caps with KMD cap 
Related-To: NEO-12988

Signed-off-by: John Falkowski <john.falkowski@intel.com>
 2025-05-06 07:28:59 +02:00
Compute-Runtime-Validation
26d3c7527c Revert "fix: correctly patch implicit arg buffer in indirect data" 
This reverts commit e345d55fe5.

Signed-off-by: Compute-Runtime-Validation <compute-runtime-validation@intel.com>
 2025-05-06 04:38:50 +02:00
Compute-Runtime-Validation
3fa9229483 Revert "performance: copy misaligned leftover in staging" 
This reverts commit 13610d3473.

Signed-off-by: Compute-Runtime-Validation <compute-runtime-validation@intel.com>
 2025-05-06 02:12:48 +02:00
Mateusz Jablonski
e1c5f770dc refactor: remove not needed IoctlHelperXePrelim 
Signed-off-by: Mateusz Jablonski <mateusz.jablonski@intel.com>
 2025-05-05 17:19:24 +02:00
Szymon Morek
13610d3473 performance: copy misaligned leftover in staging 
Related-To: NEO-14646

Signed-off-by: Szymon Morek <szymon.morek@intel.com>
 2025-05-05 16:56:27 +02:00
Mateusz Hoppe
e345d55fe5 fix: correctly patch implicit arg buffer in indirect data 
- use correct size alignment of implicit arg buffer, crosshtread data
should start after the buffer without extra padding

Related-To: NEO-14449

Signed-off-by: Mateusz Hoppe <mateusz.hoppe@intel.com>
 2025-05-05 16:03:57 +02:00
Pratik Bari
22ddaea09f fix(sysman): Correct gtId is fetched from the EngineInfo 
Related-To: NEO-14626

Signed-off-by: Pratik Bari <pratik.bari@intel.com>
 2025-05-05 15:50:50 +02:00
Tomasz Biernacik
f03decfc25 performance: disable coherency for buffers on PTL 
Related-To: NEO-9421

Signed-off-by: Tomasz Biernacik <tomasz.biernacik@intel.com>
 2025-05-05 13:47:23 +02:00
Brandon Yates
ee75c59da5 fix: check BANNED in reset_stats before aborting when debugger is enabled 
Related-to: GSD-10788

Signed-off-by: Brandon Yates <brandon.yates@intel.com>
 2025-05-05 11:51:27 +02:00
Aleksandra Nizio
62739986bf fix: print error in sim mode without available aubstream 
Resolves: NEO-14693

Signed-off-by: Aleksandra Nizio <aleksandra.nizio@intel.com>
 2025-05-05 11:48:35 +02:00
Mateusz Jablonski
22b98e36ae fix: add getter for root context properties in ioctl helper xe-prelim 
Signed-off-by: Mateusz Jablonski <mateusz.jablonski@intel.com>
 2025-05-05 11:06:30 +02:00
Compute-Runtime-Validation
9595526a52 Revert "performance: Remove global fence from command stream on BMG" 
This reverts commit 304fba1eba.

Signed-off-by: Compute-Runtime-Validation <compute-runtime-validation@intel.com>
 2025-05-05 11:06:16 +02:00
Young Jin Yoon
f844dbc88f feature: Add timestamp node to encode post sync args 
Added a timestamp node to EncodePostSyncArgs to use
additional timestamp information if required,
Modified event object to use the timestamp added in
EncodePostSyncArgs.

Related-To: NEO-13003

Signed-off-by: Aravind Gopalakrishnan <aravind.gopalakrishnan@intel.com>
Signed-off-by: Young Jin Yoon <young.jin.yoon@intel.com>
 2025-05-02 20:55:15 +02:00
Compute-Runtime-Validation
edd230b6cb Revert "performance: Remove global fence allocation from BMG" 
This reverts commit c9a21c158e.

Signed-off-by: Compute-Runtime-Validation <compute-runtime-validation@intel.com>
 2025-05-02 13:32:47 +02:00
Young Jin Yoon
48b2bb7672 refactor: add apply additional blit properties 
Added BlitCommandsHelper::applyAdditionalBlitProperties
for various blitter commands

Related-To: NEO-13003

Signed-off-by: Aravind Gopalakrishnan <aravind.gopalakrishnan@intel.com>
Signed-off-by: Young Jin Yoon <young.jin.yoon@intel.com>
 2025-05-02 01:42:39 +02:00
Young Jin Yoon
529b89c16a feature: support copy function post-sync [4/n] 
Added EncodePostSync to BlitPostSyncProperties, and
applyAdditionalBlitProperties to BlitCommandsHelper.

Related-To: NEO-13003
Signed-off-by: Young Jin Yoon <young.jin.yoon@intel.com>
 2025-05-02 00:02:43 +02:00
Young Jin Yoon
55e7b6a209 feature: support copy function post-sync [3/n] 
Refactored EncodePostSync to use more generic terms by renaming
variables.
Added some helper functions in EncodePostSync.

Related-To: NEO-13003
Signed-off-by: Young Jin Yoon <young.jin.yoon@intel.com>
 2025-05-01 19:20:01 +02:00
Raiyan Latif
ee4be92cc1 feature: Add TimelineWin32 External Semaphore support 
Related-To: NEO-14397

Signed-off-by: Raiyan Latif <raiyan.latif@intel.com>
 2025-05-01 18:51:58 +02:00
Young Jin Yoon
9d47247ef0 refactor: add product helper for blit properties 
Created a new function in ProductHelper to determine whether the
additional blit properties can be used.

Related-To: NEO-13003

Signed-off-by: Young Jin Yoon <young.jin.yoon@intel.com>
 2025-05-01 18:05:48 +02:00
Igor Venevtsev
42efb3d204 feature: add built-in copy kernels for 1D_BUFFER images 
Resolves: NEO-14782, HSD-18042093957

Signed-off-by: Igor Venevtsev <igor.venevtsev@intel.com>
 2025-05-01 07:51:32 +02:00
Compute-Runtime-Validation
0c3b765942 Revert "refactor: add BlitSyncPropertiesExt to BlitSyncProperties" 
This reverts commit b5a259aded.

Signed-off-by: Compute-Runtime-Validation <compute-runtime-validation@intel.com>
 2025-05-01 03:23:53 +02:00
Young Jin Yoon
b5a259aded refactor: add BlitSyncPropertiesExt to BlitSyncProperties 
Added BlitSyncPropertiesExt to provide additional information for
different platform and/or blitter commands.

Signed-off-by: Aravind Gopalakrishnan <aravind.gopalakrishnan@intel.com>
Signed-off-by: Young Jin Yoon <young.jin.yoon@intel.com>
 2025-04-30 19:11:34 +02:00
Lukasz Jobczyk
c9a21c158e performance: Remove global fence allocation from BMG 
Resolves: NEO-14642

Signed-off-by: Lukasz Jobczyk <lukasz.jobczyk@intel.com>
 2025-04-30 17:08:44 +02:00
Lukasz Jobczyk
304fba1eba performance: Remove global fence from command stream on BMG 
Related-To: NEO-14642

Signed-off-by: Lukasz Jobczyk <lukasz.jobczyk@intel.com>
 2025-04-30 15:58:37 +02:00
Lukasz Jobczyk
3d1ea7165c refactor: move semaphore to smem when no acquire fence required 
Related-To: NEO-14642

Signed-off-by: Lukasz Jobczyk <lukasz.jobczyk@intel.com>
 2025-04-30 13:13:27 +02:00
Lukasz Jobczyk
6c2ddf1120 fix: program system fence address when global fence passed to ULLS 
Related-To: NEO-14642

Signed-off-by: Lukasz Jobczyk <lukasz.jobczyk@intel.com>
 2025-04-30 12:57:04 +02:00
Bartosz Dunajski
f3ad230c45 feature: initial support for different copy offload submission modes 
Related-To: NEO-7067

Signed-off-by: Bartosz Dunajski <bartosz.dunajski@intel.com>
 2025-04-30 09:18:02 +02:00
John Falkowski
70eb6716ae refactor: Page align and size for prefetch 
Resolves: NEO-12989

Signed-off-by: John Falkowski <john.falkowski@intel.com>
 2025-04-30 06:46:35 +02:00