intel/compute-runtime
1
0
Fork 0
mirror of https://github.com/intel/compute-runtime.git synced 2025-12-25 13:33:02 +08:00
Code Issues Packages Projects Releases Wiki Activity
21,456 Commits 42 Branches 655 Tags
bbba3677455e8d76aa7cd9862a9c0b3c215b984e
Commit Graph

315 Commits

Author SHA1 Message Date
Filip Hazubski
2fbb12b545 feature: Add debug toggle OverrideSamplerArbitrationControl 
Resolves: NEO-16608

Signed-off-by: Filip Hazubski <filip.hazubski@intel.com>
 2025-11-27 09:53:06 +01:00
Compute-Runtime-Validation
96457f879b Revert "fix: BMG returns non-zero maxClockRate in zeDeviceGetMemoryProperties" 
This reverts commit 175c8a821f.

Signed-off-by: Compute-Runtime-Validation <compute-runtime-validation@intel.com>
 2025-11-27 03:11:39 +01:00
Jack Myers
175c8a821f fix: BMG returns non-zero maxClockRate in zeDeviceGetMemoryProperties 
Implemented getDeviceMemoryMaxClkRate() override for BMG Linux to query
actual memory clock rate from DRM driver instead of returning 0.

Updated unit test to dynamically verify maxClockRate matches ProductHelper
return value instead of expecting hardcoded 0.

Related-To: NEO-16805

Signed-off-by: Jack Myers <jack.myers@intel.com>
 2025-11-26 01:43:39 +01:00
Mateusz Jablonski
a22817200f refactor: add wrapper for max gfx core 
Signed-off-by: Mateusz Jablonski <mateusz.jablonski@intel.com>
 2025-11-24 21:35:38 +01:00
Compute-Runtime-Validation
fe99084f99 Revert "feature: Enable shared system USM by default for BMG" 
This reverts commit d4d9d550b2.

Signed-off-by: Compute-Runtime-Validation <compute-runtime-validation@intel.com>
 2025-11-19 10:02:34 +01:00
John Falkowski
d4d9d550b2 feature: Enable shared system USM by default for BMG 
Resolves: NEO-16531

Signed-off-by: John Falkowski <john.falkowski@intel.com>
 2025-11-18 14:12:09 +01:00
Dominik Dabek
cf3f5d7499 performance: defer internal context init, ptl, bmg 
os agnostic

Related-To: NEO-16633

Signed-off-by: Dominik Dabek <dominik.dabek@intel.com>
 2025-11-17 17:18:21 +01:00
John Falkowski
02848968be feature: Add product helper for shared system USM enabling 
Related-To: NEO-16531

Signed-off-by: John Falkowski <john.falkowski@intel.com>
 2025-11-17 16:40:09 +01:00
Lukasz Jobczyk
0ec6f51e0e fix: Use system ptr for 32 bit svm cpu 
Resolves: HSD-14025543711

Signed-off-by: Lukasz Jobczyk <lukasz.jobczyk@intel.com>
 2025-11-17 15:11:36 +01:00
Jaroslaw Warchulski
b1dbeebe01 refactor: cleanup includes 
Signed-off-by: Jaroslaw Warchulski <jaroslaw.warchulski@intel.com>
 2025-11-13 12:15:33 +01:00
Compute-Runtime-Validation
45ece0d119 Revert "performance: defer internal context init, ptl, bmg" 
This reverts commit 2459fa0a5d.

Signed-off-by: Compute-Runtime-Validation <compute-runtime-validation@intel.com>
 2025-11-07 11:59:41 +01:00
Dominik Dabek
2459fa0a5d performance: defer internal context init, ptl, bmg 
Related-To: NEO-16633

Signed-off-by: Dominik Dabek <dominik.dabek@intel.com>
 2025-11-06 18:08:15 +01:00
Michal Mrozek
0c883c0e5c performance: set proper bcs count for xe2 
Signed-off-by: Michal Mrozek <michal.mrozek@intel.com>
 2025-10-17 15:21:47 +02:00
Mateusz Jablonski
6f83f699d7 fix: unify expect memory functions 
Signed-off-by: Mateusz Jablonski <mateusz.jablonski@intel.com>
 2025-10-17 14:30:38 +02:00
Mateusz Jablonski
35f6dc12b8 refactor: remove not needed code 
Signed-off-by: Mateusz Jablonski <mateusz.jablonski@intel.com>
 2025-10-15 16:19:04 +02:00
Szymon Morek
5570635226 performance: enable USM pooling on L0/LNL 
Related-To: NEO-16382

Signed-off-by: Szymon Morek <szymon.morek@intel.com>
 2025-10-14 10:41:48 +02:00
Compute-Runtime-Validation
52dd849c5a Revert "performance: enable USM pooling on L0/LNL" 
This reverts commit 249443dcd8.

Signed-off-by: Compute-Runtime-Validation <compute-runtime-validation@intel.com>
 2025-10-11 11:14:36 +02:00
Szymon Morek
249443dcd8 performance: enable USM pooling on L0/LNL 
Related-To: NEO-16382

Signed-off-by: Szymon Morek <szymon.morek@intel.com>
 2025-10-10 11:25:36 +02:00
Mateusz Jablonski
b807b43b35 refactor: remove not needed code 
Signed-off-by: Mateusz Jablonski <mateusz.jablonski@intel.com>
 2025-10-09 10:51:44 +02:00
Mateusz Jablonski
2b686a588e refactor: remove not needed code 
Signed-off-by: Mateusz Jablonski <mateusz.jablonski@intel.com>
 2025-10-08 11:48:03 +02:00
Mateusz Jablonski
f3e4ba9ff6 refactor: remove not needed code 
Signed-off-by: Mateusz Jablonski <mateusz.jablonski@intel.com>
 2025-10-07 13:44:30 +02:00
Radoslaw Jablonski
54de14a9dc refactor: apply clang-format's InsertBraces rule 
Formats code before InsertBraces rule is enabled.

Signed-off-by: Radoslaw Jablonski <radoslaw.jablonski@intel.com>
 2025-10-06 15:32:46 +02:00
Mateusz Jablonski
6c0c229c82 refactor: remove not needed flags to force OCL version support 
Signed-off-by: Mateusz Jablonski <mateusz.jablonski@intel.com>
 2025-10-03 16:57:08 +02:00
Mateusz Jablonski
69eeaee0eb refactor: remove not needed function - isDotIntegerProductExtensionSupported 
the function always returns true

Signed-off-by: Mateusz Jablonski <mateusz.jablonski@intel.com>
 2025-10-02 16:20:59 +02:00
Mateusz Jablonski
e9af7aee15 refactor: remove always true variable - supportsOcl21Features 
Signed-off-by: Mateusz Jablonski <mateusz.jablonski@intel.com>
 2025-10-02 16:03:37 +02:00
Mateusz Jablonski
710d70a787 refactor: remove not needed code 
Related-To: NEO-16154

Signed-off-by: Mateusz Jablonski <mateusz.jablonski@intel.com>
 2025-10-02 11:41:08 +02:00
Mateusz Jablonski
165305090b refactor: remove always true variable - ftrSupportsInteger64BitAtomics 
Signed-off-by: Mateusz Jablonski <mateusz.jablonski@intel.com>
 2025-10-01 16:45:16 +02:00
Mateusz Jablonski
0caa8d5297 refactor: remove always true variable - supportsFloatAtomics 
Signed-off-by: Mateusz Jablonski <mateusz.jablonski@intel.com>
 2025-10-01 14:06:44 +02:00
Compute-Runtime-Validation
eed28d6552 Revert "fix: remove spir support from xe2 and later" 
This reverts commit a744ce6fbb.

Signed-off-by: Compute-Runtime-Validation <compute-runtime-validation@intel.com>
 2025-10-01 04:41:59 +02:00
Grochowski, Stanislaw
a744ce6fbb fix: remove spir support from xe2 and later 
Related-To: NEO-15215

Signed-off-by: Grochowski, Stanislaw <stanislaw.grochowski@intel.com>
 2025-09-30 18:23:24 +02:00
Marcel Skierkowski
047f6851f7 refactor: correct programming of SLM size 
Unify reading hw avaialble slm size:
Pre-Xe2 SLMSizeInKb stores total SLM size across all DSS
Xe2+ SLMSizeInKb stores SLM size per SS

apply restrictions for preferred/programmable SLM size

Related-To: NEO-12949
Signed-off-by: Marcel Skierkowski <marcel.skierkowski@intel.com>
 2025-09-30 17:57:18 +02:00
Filip Hazubski
b73e85de0d refactor: Refactor direct submission logic 
Remove ReleaseHelper::isDirectSubmissionSupported function.
Update ProductHelper::isDirectSubmissionSupported to return correct values.

Signed-off-by: Filip Hazubski <filip.hazubski@intel.com>
 2025-09-30 13:41:03 +02:00
Compute-Runtime-Validation
ce65d34a8f Revert "fix: set proper gmm usage type for misaligned user ptr" 
This reverts commit a665f27676.

Signed-off-by: Compute-Runtime-Validation <compute-runtime-validation@intel.com>
 2025-09-26 16:24:45 +02:00
Bartosz Dunajski
4df478c513 fix: change default lnl rev id 
Signed-off-by: Bartosz Dunajski <bartosz.dunajski@intel.com>
 2025-09-25 16:44:04 +02:00
Szymon Morek
a665f27676 fix: set proper gmm usage type for misaligned user ptr 
Related-To: NEO-15295

Signed-off-by: Szymon Morek <szymon.morek@intel.com>
 2025-09-25 12:06:43 +02:00
Compute-Runtime-Validation
c2f3007140 Revert "performance: set proper bcs count for xe2" 
This reverts commit 1d2ba692de.

Signed-off-by: Compute-Runtime-Validation <compute-runtime-validation@intel.com>
 2025-09-23 10:21:37 +02:00
Compute-Runtime-Validation
39a3ea0e0e Revert "fix: remove spir support from xe2 and later" 
This reverts commit bcfcd02a03.

Signed-off-by: Compute-Runtime-Validation <compute-runtime-validation@intel.com>
 2025-09-23 02:13:22 +02:00
Grochowski, Stanislaw
bcfcd02a03 fix: remove spir support from xe2 and later 
Related-To: NEO-15215

Signed-off-by: Grochowski, Stanislaw <stanislaw.grochowski@intel.com>
 2025-09-22 15:08:31 +02:00
Kamil Kopryk
bf0e71f81b refactor: use designated initialization for capabilityTable 
Signed-off-by: Kamil Kopryk <kamil.kopryk@intel.com>
 2025-09-22 13:43:09 +02:00
Compute-Runtime-Validation
c08aa1d400 Revert "performance: remove TLB invalidations on BMG/Windows" 
This reverts commit 1239858eda.

Signed-off-by: Compute-Runtime-Validation <compute-runtime-validation@intel.com>
 2025-09-20 09:30:33 +02:00
Dominik Dabek
2ce915aa5b performance: l0, enable usm pooling on bmg 
Related-To: NEO-6893, GSD-11432

Signed-off-by: Dominik Dabek <dominik.dabek@intel.com>
 2025-09-19 18:40:16 +02:00
Kamil Kopryk
8ab463f47c refactor: allow designated initialization directSubmissionPropertiesPerEngine 
Signed-off-by: Kamil Kopryk <kamil.kopryk@intel.com>
 2025-09-19 11:08:34 +02:00
Szymon Morek
1239858eda performance: remove TLB invalidations on BMG/Windows 
Signed-off-by: Szymon Morek <szymon.morek@intel.com>
 2025-09-18 17:15:09 +02:00
Mateusz Jablonski
bc923f1b15 refactor: cleanup includes 
Signed-off-by: Mateusz Jablonski <mateusz.jablonski@intel.com>
 2025-09-16 09:41:10 +02:00
Mateusz Jablonski
e2f533e2a1 refactor: remove not needed code 
Signed-off-by: Mateusz Jablonski <mateusz.jablonski@intel.com>
 2025-09-15 14:19:40 +02:00
Kamil Kopryk
fe8cb28efe refactor: improve L1 cache policy helper 
Signed-off-by: Kamil Kopryk <kamil.kopryk@intel.com>
 2025-09-11 14:14:46 +02:00
Szymon Morek
2098bca4f4 performance: enable usm reuse on L0/Xe2 
Signed-off-by: Szymon Morek <szymon.morek@intel.com>
 2025-09-11 12:09:00 +02:00
Kamil Kopryk
d20c9264e5 feature: add hostFunctions data layout 
Related-To: NEO-14577
Signed-off-by: Kamil Kopryk <kamil.kopryk@intel.com>
 2025-09-11 11:46:59 +02:00
Michal Mrozek
1d2ba692de performance: set proper bcs count for xe2 
Signed-off-by: Michal Mrozek <michal.mrozek@intel.com>
 2025-09-09 14:13:02 +02:00
John Falkowski
1f281a01ee refactor: Add product helper getSharedSystemPatIndex 
Resolves: NEO-15930

Signed-off-by: John Falkowski <john.falkowski@intel.com>
 2025-09-08 17:17:35 +02:00