John Falkowski
0666ed35ba
Make unified builtin table including stateless kernels
...
Signed-off-by: John Falkowski <john.falkowski@intel.com >
2022-02-22 05:30:38 +01:00
Kamil Kopryk
de9112d942
Simplify code - remove not needed static cast
...
Signed-off-by: Kamil Kopryk <kamil.kopryk@intel.com >
2022-01-18 14:29:06 +01:00
Mateusz Jablonski
896e01c1cb
Require exact revision when getting binary builtin for PVC
...
this change also implements logic for recompilation of builtin from spv in L0
in case when binary resource is not available
Related-To: NEO-6170
Signed-off-by: Mateusz Jablonski <mateusz.jablonski@intel.com >
2021-12-22 19:56:54 +01:00
Bartosz Dunajski
1f2aa82c5b
Remove UNUSED_VARIABLE macro
...
Signed-off-by: Bartosz Dunajski <bartosz.dunajski@intel.com >
2021-10-22 18:56:33 +02:00
Zbigniew Zdanowicz
8fe2b269f0
Correct cross library dependencies
...
Signed-off-by: Zbigniew Zdanowicz <zbigniew.zdanowicz@intel.com >
2021-10-22 18:30:35 +02:00
Filip Hazubski
28b37aea72
Correct handling unique_ptr in functions
...
Signed-off-by: Filip Hazubski <filip.hazubski@intel.com >
2021-10-21 18:17:14 +02:00
Mateusz Jablonski
f5c20b924c
Revert "Dont look for builtin with default revision"
...
Signed-off-by: Mateusz Jablonski <mateusz.jablonski@intel.com >
2021-10-18 13:06:16 +02:00
Mateusz Jablonski
439b8c51d9
Dont look for builtin with default revision
...
when revision doesnt match revision in registered resources
then use source or intermediate resource
Resolves: NEO-6170
Signed-off-by: Mateusz Jablonski <mateusz.jablonski@intel.com >
2021-10-15 13:55:40 +02:00
John Falkowski
48f4b34dee
Mods for Level Zero Stateless Builtin Kernels
...
Signed-off-by: John Falkowski <john.falkowski@intel.com >
2021-06-21 17:16:02 +02:00
lgotszal
3bd4bca911
Copyright header update
...
Dates corrected in copyright headers to reflect original publication date
(2018 for OpenCL, 2020 for Level Zero).
Signed-off-by: lgotszal <lukasz.gotszald@intel.com >
2021-05-17 20:38:19 +02:00
Jaime Arteaga
315146a43d
Defer builtin initialization until first use
...
Signed-off-by: Jaime Arteaga <jaime.a.arteaga.molina@intel.com >
2021-02-15 13:05:43 +01:00
Jaime Arteaga
5a7f844e46
Revert "Defer builtin initialization until first use"
...
This reverts commit df84232ef2 .
Signed-off-by: Jaime Arteaga <jaime.a.arteaga.molina@intel.com >
2021-02-04 18:21:12 +01:00
Jaime Arteaga
df84232ef2
Defer builtin initialization until first use
...
Signed-off-by: Jaime Arteaga <jaime.a.arteaga.molina@intel.com >
2021-02-01 10:29:20 +01:00
Jaime Arteaga
479d01c118
Improve zeCommandListAppendMemoryFill Performance
...
Improve L0 fill operations by copying the pattern using
two kernels: one that copies four bytes at a time, and one
that takes care of the remainder. Additionally, a new
allocation is created to fill up at least a cacheline.
Signed-off-by: Jaime Arteaga <jaime.a.arteaga.molina@intel.com >
2021-01-08 07:24:55 +01:00
Kacper Nowak
4804eca86d
Refactoring Level Zero ULTs in order to use standalone spirv builtins
...
Signed-off-by: Kacper Nowak <kacper.nowak@intel.com >
2020-12-08 09:19:05 +01:00
Filip Hazubski
6c4b1f951c
Do not force cl_khr_3d_image_writes extension when compiling kernels
...
Update usage of SUPPORTED_IMAGES flag and do not use images when disabled.
Use SUPPORTED_2_0 only on fully OCL 2.1 conformant platforms.
Signed-off-by: Filip Hazubski <filip.hazubski@intel.com >
2020-11-27 17:20:46 +01:00
Mateusz Hoppe
0f42ef1ed7
Differentiate between users ISA and internal ISA allocation
...
Related-To: NEO-5240
Signed-off-by: Mateusz Hoppe <mateusz.hoppe@intel.com >
2020-11-16 13:16:30 +01:00
Konstanty Misiak
9aa1eadd11
Recompile L0 builtins from intermediates when debug flag is enabled
...
Related-To: NEO-5020
Change-Id: I7c92ad6ff5bdbe19a25503385fe270e7d5dd330e
Signed-off-by: Konstanty Misiak <konstanty.misiak@intel.com >
2020-09-10 16:02:25 +02:00
Kamil Diedrich
0105960e13
Add appendQueryKernelTimestamps API
...
Change-Id: I44b1d34a822b74a5c3404da62962ec324079744b
2020-08-17 15:52:07 +02:00
Vinod Tipparaju
e459f3a33f
Lock BuiltIn to make appendMemory calls thread safe
...
Change-Id: I0a35f13cd29011ae048e7f4467856c61bf186c4f
Signed-off-by: Vinod Tipparaju <vinod.tipparaju@intel.com >
2020-08-11 09:50:44 +02:00
Jaime Arteaga
3471b01f05
Revert "Lock BuiltIn to make appendMemory calls thread safe"
...
This reverts commit 6a9f5d9bede690931c498a9b2db307d92dc196ab.
Change-Id: Ib1c7a66def4b16a0cf8a079497cfa34c1b2b3631
2020-08-05 16:03:50 -07:00
Vinod Tipparaju
7d9d4e743a
Lock BuiltIn to make appendMemory calls thread safe
...
Change-Id: I14441595d87ef5b0d31cfd96019d3234d4cf29dd
2020-08-05 18:48:38 +05:30
Jaime Arteaga
902fc2f6c4
level-zero v1.0 (2/N)
...
Change-Id: I1419231a721fab210e166d26a264cae04d661dcd
Signed-off-by: Jaime Arteaga <jaime.a.arteaga.molina@intel.com >
Signed-off-by: macabral <matias.a.cabral@intel.com >
Signed-off-by: davidoli <david.olien@intel.com >
Signed-off-by: Aravind Gopalakrishnan <Aravind.Gopalakrishnan@intel.com >
Signed-off-by: Spruit, Neil R <neil.r.spruit@intel.com >
Signed-off-by: Latif, Raiyan <raiyan.latif@intel.com >
Signed-off-by: Artur Harasimiuk <artur.harasimiuk@intel.com >
2020-08-03 13:11:13 +02:00
Spruit, Neil R
68fe04e26a
Update MemoryFill to use getAlignedAllocation to handle system memory
...
-> fixed double/early free of memory allocated to handle system host
memory passed to memoryfill by using hostPtrMap to track graphics
allocations created for system memory instead of the deallocation
container.
->fixed definition of BuiltinData in the headers instead of the source
to remove duplication of code in ULTs.
Change-Id: I2bf02480f36e1deb4c5c04aea0e72906e72961b2
Signed-off-by: Spruit, Neil R <neil.r.spruit@intel.com >
2020-07-22 09:03:19 +02:00
Katarzyna Cencelewska
ae17fdf63b
Add tests for builtin to L0
...
Change-Id: Ic6ab3dd6b249b339412c71d2d393dbf34e45371d
Signed-off-by: Katarzyna Cencelewska <katarzyna.cencelewska@intel.com >
2020-05-07 10:25:46 +02:00
Katarzyna Cencelewska
9cdd0574c1
Move init of image builtins to separate function in level_zero
...
Change-Id: I15879af545159da3646a6bd71bf0d952735b37aa
Signed-off-by: Katarzyna Cencelewska <katarzyna.cencelewska@intel.com >
2020-04-28 17:52:23 +02:00
Jaime Arteaga
8f5533dafc
Correctly rename Level Zero functions as kernels
...
Change-Id: I8bc079a737171246fa62c759f594c3e841a2fcf8
Signed-off: Jaime Arteaga <jaime.a.arteaga.molina@intel.com >
2020-04-03 07:59:58 +02:00
Jaime Arteaga
d96e462754
Reorganize Level Zero Core API files
...
Change-Id: I95750b90748dd65310fa72b030ea3ab2f72d3f24
Signed-off: Jaime Arteaga <jaime.a.arteaga.molina@intel.com >
2020-03-25 11:21:43 +01:00