intel/compute-runtime
1
0
Fork 0
mirror of https://github.com/intel/compute-runtime.git synced 2025-12-29 09:03:14 +08:00
Code Issues Packages Projects Releases Wiki Activity
17,481 Commits 42 Branches 655 Tags
e6902172273aba713ebd0a39b4f75303fa63f9ec
Commit Graph

73 Commits

Author SHA1 Message Date
Zbigniew Zdanowicz
46a63d3e0e refactor: unify programming of preferred slm size 5/n 
- remove xe2 hpg encode preferred slm size
- add xe2 release helper preferred slm array
- add dedicated method to calculate thread count per sub slice

Related-To: NEO-12639

Signed-off-by: Zbigniew Zdanowicz <zbigniew.zdanowicz@intel.com>
 2024-10-09 09:39:35 +02:00
Mateusz Jablonski
552930a75f fix: don't setup preemption surface when debugger is active 
Related-To: NEO-12878
Signed-off-by: Mateusz Jablonski <mateusz.jablonski@intel.com>
 2024-10-08 13:58:11 +02:00
Compute-Runtime-Validation
4449842c7b Revert "refactor: unify programming of preferred slm size 5/n" 
This reverts commit 9fc4663383.

Signed-off-by: Compute-Runtime-Validation <compute-runtime-validation@intel.com>
 2024-10-07 22:26:37 +02:00
Zbigniew Zdanowicz
9fc4663383 refactor: unify programming of preferred slm size 5/n 
- remove xe2 hpg encode preferred slm size
- add xe2 release helper preferred slm array

Related-To: NEO-12639

Signed-off-by: Zbigniew Zdanowicz <zbigniew.zdanowicz@intel.com>
 2024-10-07 18:03:08 +02:00
Zbigniew Zdanowicz
d6016e1b91 refactor: unify programming of preferred slm size 3/n 
- add shared implementation to encode preferred slm size
- add pvc release helper preferred slm array
- drop pvc preproduction steppings values for preferred slm size
- remove obsolete product helper method

Related-To: NEO-12639

Signed-off-by: Zbigniew Zdanowicz <zbigniew.zdanowicz@intel.com>
 2024-10-07 12:10:27 +02:00
Compute-Runtime-Validation
43cf7abf65 Revert "fix: reduce preemption surface size in aub tests" 
This reverts commit e56b2b257f.

Signed-off-by: Compute-Runtime-Validation <compute-runtime-validation@intel.com>
 2024-10-04 02:45:42 +02:00
Zbigniew Zdanowicz
49371cb13e refactor: unify programming of preferred slm size 1/n 
- rename function to reflect actual task function does

Related-To: NEO-12639

Signed-off-by: Zbigniew Zdanowicz <zbigniew.zdanowicz@intel.com>
 2024-10-03 18:52:01 +02:00
Mateusz Jablonski
e56b2b257f fix: reduce preemption surface size in aub tests 
Related-To: NEO-12648

Signed-off-by: Mateusz Jablonski <mateusz.jablonski@intel.com>
 2024-10-03 08:29:45 +02:00
Compute-Runtime-Validation
680e62d333 Revert "performance: Set dispatch all for small TG" 
This reverts commit 0dc2870513.

Signed-off-by: Compute-Runtime-Validation <compute-runtime-validation@intel.com>
 2024-10-02 05:41:13 +02:00
Andrzej Koska
6abc5eb1a1 fix: using releaseHelper to determine MTP enablement 
Related-To: NEO-12466

Signed-off-by: Andrzej Koska <andrzej.koska@intel.com>
 2024-10-01 15:06:07 +02:00
Mateusz Jablonski
bb8b376d30 feature: enable WMTP on LNL 
Related-To: NEO-12648
Signed-off-by: Mateusz Jablonski <mateusz.jablonski@intel.com>
 2024-10-01 12:31:20 +02:00
Mateusz Jablonski
9db83b8231 refactor: unify isMidThreadPreemptionSupported function 
mid thread preemption can be enabled only by ftrWalkerMTP flag
pre-Xe2 devices doesn't support MTP

Signed-off-by: Mateusz Jablonski <mateusz.jablonski@intel.com>
 2024-10-01 11:26:04 +02:00
Filip Hazubski
72cf384c7d refactor: Fix typo 
Signed-off-by: Filip Hazubski <filip.hazubski@intel.com>
 2024-10-01 09:31:02 +02:00
Lukasz Jobczyk
0dc2870513 performance: Set dispatch all for small TG 
Resolves: NEO-11814

Signed-off-by: Lukasz Jobczyk <lukasz.jobczyk@intel.com>
 2024-10-01 09:28:55 +02:00
Compute-Runtime-Validation
ef1b569a85 Revert "performance: Do not create global fence allocation on integrated" 
This reverts commit 6bf5183eff.

Signed-off-by: Compute-Runtime-Validation <compute-runtime-validation@intel.com>
 2024-10-01 08:14:39 +02:00
Lukasz Jobczyk
6bf5183eff performance: Do not create global fence allocation on integrated 
Signed-off-by: Lukasz Jobczyk <lukasz.jobczyk@intel.com>
 2024-09-30 13:13:27 +02:00
Compute-Runtime-Validation
f2b9d1ecf3 Revert "feature: enable WMTP on LNL" 
This reverts commit 7adf9ad32a.

Signed-off-by: Compute-Runtime-Validation <compute-runtime-validation@intel.com>
 2024-09-28 10:28:12 +02:00
Mateusz Jablonski
7adf9ad32a feature: enable WMTP on LNL 
Related-To: NEO-12648
Signed-off-by: Mateusz Jablonski <mateusz.jablonski@intel.com>
 2024-09-27 09:45:10 +02:00
Mateusz Jablonski
168ed4af54 fix: improve reducing wmtp support on Xe2 platforms 
don't disable wmtp based on ftr flag, instead use compiler product helper

Related-To: NEO-12648
Signed-off-by: Mateusz Jablonski <mateusz.jablonski@intel.com>
 2024-09-26 19:15:42 +02:00
Lukasz Jobczyk
c93998bcb9 performance: Do not program additional synchronization on integrated 
Related-To: NEO-12324

Signed-off-by: Lukasz Jobczyk <lukasz.jobczyk@intel.com>
 2024-09-26 10:54:31 +02:00
Mateusz Jablonski
3a082c9997 fix: adjust wmtp feature flag in configureHardwareCustom method 
this allows to adjust the flag independently on driver model type

Signed-off-by: Mateusz Jablonski <mateusz.jablonski@intel.com>
 2024-09-25 15:51:39 +02:00
Compute-Runtime-Validation
47ef854665 Revert "refactor: remove not needed code" 
This reverts commit 1eb5e945dc.

Signed-off-by: Compute-Runtime-Validation <compute-runtime-validation@intel.com>
 2024-09-24 19:13:20 +02:00
Compute-Runtime-Validation
297d98e456 Revert "feature: enable WMTP support on LNL" 
This reverts commit fa4a1a5f1f.

Signed-off-by: Compute-Runtime-Validation <compute-runtime-validation@intel.com>
 2024-09-24 16:49:44 +02:00
Lukasz Jobczyk
9185760a0e performance: Enable timestamp wait for queues on Xe2 
Signed-off-by: Lukasz Jobczyk <lukasz.jobczyk@intel.com>
 2024-09-24 14:55:26 +02:00
Mateusz Jablonski
1eb5e945dc refactor: remove not needed code 
Related-To: NEO-12648

Signed-off-by: Mateusz Jablonski <mateusz.jablonski@intel.com>
 2024-09-24 14:50:38 +02:00
Mateusz Jablonski
fa4a1a5f1f feature: enable WMTP support on LNL 
Related-To: NEO-12648
Signed-off-by: Mateusz Jablonski <mateusz.jablonski@intel.com>
 2024-09-24 13:59:30 +02:00
Zbigniew Zdanowicz
ede98e3d2c refactor: define product helper method once 
Signed-off-by: Zbigniew Zdanowicz <zbigniew.zdanowicz@intel.com>
 2024-09-24 12:18:26 +02:00
Jitendra Sharma
25f2504bf5 fix: set eudebug extension property when debugging enabled 
In order to debug on XE, XE_EXEC_QUEUE_SET_PROPERTY_EUDEBUG
needs to be set up.

Related-To: NEO-12691
Signed-off-by: Jitendra Sharma <jitendra.sharma@intel.com>
 2024-09-18 08:32:03 +02:00
Lukasz Jobczyk
135c0b43ae performance: Use copy rect middle on LNL Windows 
Signed-off-by: Lukasz Jobczyk <lukasz.jobczyk@intel.com>
 2024-09-17 10:30:03 +02:00
Bartosz Dunajski
d3d8b5fcc1 fix: inherit work partition allocation from primary root csr 
Related-To: NEO-8171

Signed-off-by: Bartosz Dunajski <bartosz.dunajski@intel.com>
 2024-09-16 18:45:16 +02:00
Mateusz Jablonski
8e7959b243 refactor: remove not needed code 
Signed-off-by: Mateusz Jablonski <mateusz.jablonski@intel.com>
 2024-09-16 14:55:55 +02:00
Zbigniew Zdanowicz
7ce4a8adc2 performance: replace virtual calls with native class methods 
Signed-off-by: Zbigniew Zdanowicz <zbigniew.zdanowicz@intel.com>
 2024-09-11 11:10:40 +02:00
Lukasz Jobczyk
fa61b92cfb fix: Don't use copy rect middle on LNL Windows 
Resolves: HSD-18039890120

Signed-off-by: Lukasz Jobczyk <lukasz.jobczyk@intel.com>
 2024-09-10 06:34:15 +02:00
Lukasz Jobczyk
a54a3bf624 performance: Optimize heap handling when mitigate dc flush 
Signed-off-by: Lukasz Jobczyk <lukasz.jobczyk@intel.com>
 2024-09-06 04:33:41 +02:00
Andrzej Koska
b0e7a11e9a refactor: Improving information transfer about the copy engine 
Related-To: NEO-11934

Signed-off-by: Andrzej Koska <andrzej.koska@intel.com>
 2024-09-05 16:11:52 +02:00
Compute-Runtime-Validation
dc84b163b5 Revert "performance: Optimize heap handling when mitigate dc flush" 
This reverts commit 9249c5c65c.

Signed-off-by: Compute-Runtime-Validation <compute-runtime-validation@intel.com>
 2024-09-03 08:33:20 +02:00
Lukasz Jobczyk
9249c5c65c performance: Optimize heap handling when mitigate dc flush 
Signed-off-by: Lukasz Jobczyk <lukasz.jobczyk@intel.com>
 2024-09-02 18:12:19 +02:00
Compute-Runtime-Validation
d3f32358e9 Revert "performance: Optimize heap handling when mitigate dc flush" 
This reverts commit 452f4b1dd1.

Signed-off-by: Compute-Runtime-Validation <compute-runtime-validation@intel.com>
 2024-08-31 06:03:18 +02:00
Lukasz Jobczyk
452f4b1dd1 performance: Optimize heap handling when mitigate dc flush 
Signed-off-by: Lukasz Jobczyk <lukasz.jobczyk@intel.com>
 2024-08-30 10:54:54 +02:00
Compute-Runtime-Validation
63528e70a7 Revert "performance: Optimize heap handling when mitigate dc flush" 
This reverts commit 1a8149e91c.

Signed-off-by: Compute-Runtime-Validation <compute-runtime-validation@intel.com>
 2024-08-30 05:59:25 +02:00
Lukasz Jobczyk
1a8149e91c performance: Optimize heap handling when mitigate dc flush 
Signed-off-by: Lukasz Jobczyk <lukasz.jobczyk@intel.com>
 2024-08-29 17:03:55 +02:00
Lukasz Jobczyk
5aa5d40937 performance: Mitigate dc flush on LNL Windows 
Signed-off-by: Lukasz Jobczyk <lukasz.jobczyk@intel.com>
 2024-08-28 13:35:17 +02:00
Szymon Morek
9c9a80617a Revert "performance: enable ULLS for xe2 platforms on linux" 
This reverts commit 71c6731287.

Signed-off-by: Szymon Morek <szymon.morek@intel.com>
 2024-08-27 11:34:44 +02:00
Compute-Runtime-Validation
ad0d6f5435 Revert "refactor: Add dc flush mitigation infrastructure" 
This reverts commit e4412e385a.

Signed-off-by: Compute-Runtime-Validation <compute-runtime-validation@intel.com>
 2024-08-27 02:35:06 +02:00
Lukasz Jobczyk
e4412e385a refactor: Add dc flush mitigation infrastructure 
Signed-off-by: Lukasz Jobczyk <lukasz.jobczyk@intel.com>
 2024-08-26 10:38:56 +02:00
Lukasz Jobczyk
656788e6c1 fix: Remove UC PAT override for shared images on LNL 
Resolves: NEO-12326

Signed-off-by: Lukasz Jobczyk <lukasz.jobczyk@intel.com>
 2024-08-26 10:24:10 +02:00
Compute-Runtime-Validation
e4c9013839 Revert "performance: Enable timestamp wait for queues on BMG" 
This reverts commit 43e6a3aa03.

Signed-off-by: Compute-Runtime-Validation <compute-runtime-validation@intel.com>
 2024-08-24 07:26:12 +02:00
Szymon Morek
71c6731287 performance: enable ULLS for xe2 platforms on linux 
Related-To: NEO-9004

Signed-off-by: Szymon Morek <szymon.morek@intel.com>
 2024-08-23 16:17:48 +02:00
Lukasz Jobczyk
ff4a653c2e fix: Remove UC PAT override for shared images on BMG 
Signed-off-by: Lukasz Jobczyk <lukasz.jobczyk@intel.com>
 2024-08-22 10:02:15 +02:00
Compute-Runtime-Validation
df33eda6e8 Revert "fix: Remove UC PAT override for shared images on BMG" 
This reverts commit 4d31ec72fd.

Signed-off-by: Compute-Runtime-Validation <compute-runtime-validation@intel.com>
 2024-08-22 04:47:06 +02:00