mirror of
https://github.com/intel/compute-runtime.git
synced 2025-12-26 15:03:02 +08:00
- With this mechanism csr with add pipe control with instruction cache flush prior to enqueue, to make sure that this cache is flushed. Change-Id: I664f212427686e9957027c7cf6c0dab17d2a3cac Signed-off-by: Mrozek, Michal <michal.mrozek@intel.com>