Krzysztof Gibala
2e7c90e58f
Add debug flag to enable specific PIPE_CONTROL fields
FlushSpecificCache equivalent in value:
dcFlushEnable 0b000000000001
renderTargetCacheFlushEnable 0b000000000010
instructionCacheInvalidateEnable 0b000000000100
textureCacheInvalidationEnable 0b000000001000
pipeControlFlushEnable 0b000000010000
vfCacheInvalidationEnable 0b000000100000
constantCacheInvalidationEnable 0b000001000000
stateCacheInvalidationEnable 0b000010000000
tlbInvalidation 0b000100000000
hdcPipelineFlush 0b001000000000
unTypedDataPortCacheFlush 0b010000000000
compressionControlSurfaceCcsFlush 0b100000000000
Setting multiple cache at once for example:
constantCacheInvalidationEnable
textureCacheInvalidationEnable
vfCacheInvalidationEnable 0b000001101000
Related-To: NEO-6049
Signed-off-by: Krzysztof Gibala <krzysztof.gibala@intel.com>
2022-09-28 11:17:03 +02:00
..
2022-08-26 09:23:46 +02:00
2022-09-01 16:53:03 +02:00
2022-09-01 16:53:03 +02:00
2022-09-06 13:00:17 +02:00
2022-09-26 18:59:39 +02:00
2022-09-26 11:14:53 +02:00
2022-09-27 11:12:05 +02:00
2022-09-28 11:17:03 +02:00
2022-09-13 17:08:31 +02:00
2022-09-28 03:42:14 +02:00
2022-09-27 11:12:05 +02:00
2022-08-31 12:27:48 +02:00
2022-09-08 15:56:30 +02:00
2022-09-26 11:24:21 +02:00
2022-09-23 15:19:26 +02:00
2022-09-20 11:01:55 +02:00
2022-09-20 11:01:55 +02:00
2022-09-28 11:17:03 +02:00
2021-12-07 10:22:41 +01:00
2022-06-17 10:42:15 +02:00
2022-09-23 20:46:31 +02:00
2022-09-28 11:17:03 +02:00
2022-07-25 09:58:38 +02:00
2022-05-18 11:42:06 +02:00
2022-09-16 15:33:26 +02:00
2022-09-22 14:07:19 +02:00
2022-05-05 13:13:54 +02:00
2022-09-27 08:18:50 +02:00
2022-07-18 19:47:13 +02:00
2022-09-23 23:06:15 +02:00
2022-02-25 10:59:28 +01:00
2022-05-18 11:42:06 +02:00
2022-06-07 16:19:11 +02:00
2022-08-18 15:02:08 +02:00
2022-09-28 11:17:03 +02:00
2022-09-27 17:32:56 +02:00
2022-09-21 11:54:57 +02:00
2022-08-24 14:58:01 +02:00
2022-08-22 12:14:43 +02:00