mirror of
https://github.com/intel/compute-runtime.git
synced 2025-12-24 12:23:05 +08:00
54f65c0243
- hw_info - hw_cmds - kmd_notify_properties - completion_stamp - bxml_generator_glue Related-To: NEO-3982 Change-Id: I3ed3ef81f42596f381e60c19250f6eb1296d47a4 Signed-off-by: Mateusz Jablonski <mateusz.jablonski@intel.com>
48 lines
1.3 KiB
C++
48 lines
1.3 KiB
C++
/*
|
|
* Copyright (C) 2018-2019 Intel Corporation
|
|
*
|
|
* SPDX-License-Identifier: MIT
|
|
*
|
|
*/
|
|
|
|
#include "core/gen11/hw_cmds.h"
|
|
#include "runtime/device_queue/device_queue_hw.h"
|
|
#include "runtime/device_queue/device_queue_hw_bdw_plus.inl"
|
|
#include "runtime/device_queue/device_queue_hw_profiling.inl"
|
|
#include "runtime/gen11/device_enqueue.h"
|
|
|
|
namespace NEO {
|
|
typedef ICLFamily Family;
|
|
static auto gfxCore = IGFX_GEN11_CORE;
|
|
|
|
template <>
|
|
void populateFactoryTable<DeviceQueueHw<Family>>() {
|
|
extern DeviceQueueCreateFunc deviceQueueFactory[IGFX_MAX_CORE];
|
|
deviceQueueFactory[gfxCore] = DeviceQueueHw<Family>::create;
|
|
}
|
|
|
|
static const size_t csPrefetchSizeAlignementWa = SLB_SIZE_ALIGNEMENT_WA_GEN11;
|
|
|
|
template <>
|
|
size_t DeviceQueueHw<Family>::getCSPrefetchSize() {
|
|
return 8 * MemoryConstants::cacheLineSize + csPrefetchSizeAlignementWa;
|
|
}
|
|
|
|
template <>
|
|
size_t DeviceQueueHw<Family>::getWaCommandsSize() { return 0; }
|
|
|
|
template <>
|
|
void DeviceQueueHw<Family>::addArbCheckCmdWa() {}
|
|
|
|
template <>
|
|
void DeviceQueueHw<Family>::addMiAtomicCmdWa(uint64_t atomicOpPlaceholder) {}
|
|
|
|
template <>
|
|
void DeviceQueueHw<Family>::addLriCmdWa(bool setArbCheck) {}
|
|
|
|
template <>
|
|
void DeviceQueueHw<Family>::addPipeControlCmdWa(bool isNoopCmd) {}
|
|
|
|
template class DeviceQueueHw<Family>;
|
|
} // namespace NEO
|