mirror of
https://github.com/intel/llvm.git
synced 2026-01-16 21:55:39 +08:00
Improve file patterns for some backends.
I noticed that one of my PRs, #147624, did not get automatically labelled with `backend:RISC-V` when it touched a test under `llvm/test/CodeGen/RISCV`. This seems to be because the pattern only looks for files named `*RISCV*` or `*riscv* and not necessarily files in a directory named like that. To fix that, let's make RISC-V use a more accepting pattern, similar to AMDGPU, and do the same for two other backends. Reviewers: tstellar, arsenm Reviewed By: arsenm Pull Request: https://github.com/llvm/llvm-project/pull/147633
This commit is contained in:
committed by
GitHub
parent
102c15ad28
commit
be7a21622e
18
.github/new-prs-labeler.yml
vendored
18
.github/new-prs-labeler.yml
vendored
@@ -784,18 +784,20 @@ backend:NVPTX:
|
||||
backend:MIPS:
|
||||
- '**/*mips*'
|
||||
- '**/*Mips*'
|
||||
- '**/*mips*/**'
|
||||
- '**/*Mips*/**'
|
||||
|
||||
backend:RISC-V:
|
||||
- clang/**/*riscv*
|
||||
- clang/**/*RISCV*
|
||||
- llvm/**/*riscv*
|
||||
- llvm/**/*RISCV*
|
||||
- '**/*riscv*'
|
||||
- '**/*RISCV*'
|
||||
- '**/*riscv*/**'
|
||||
- '**/*RISCV*/**'
|
||||
|
||||
backend:Xtensa:
|
||||
- clang/**/*xtensa*
|
||||
- clang/**/*Xtensa*
|
||||
- llvm/**/*xtensa*
|
||||
- llvm/**/*Xtensa*
|
||||
- '**/*xtensa*'
|
||||
- '**/*Xtensa*'
|
||||
- '**/*xtensa*/**'
|
||||
- '**/*Xtensa*/**'
|
||||
|
||||
lld:coff:
|
||||
- lld/**/COFF/**
|
||||
|
||||
Reference in New Issue
Block a user