intel/llvm
1
0
Fork 0
mirror of https://github.com/intel/llvm.git synced 2026-02-04 11:38:04 +08:00
Code Issues Packages Projects Releases Wiki Activity

[mlir][sparse] Fix build warning (NFC)

Browse Source
This commit is contained in:
Jeff Niu
2022-10-21 13:13:07 -07:00
parent c0f91856a3
commit dc63ca78f7
1 changed files with 2 additions and 2 deletions
Download Patch File Download Diff File Expand all files Collapse all files

4
mlir/lib/Dialect/SparseTensor/Transforms/SparseTensorRewriting.cpp
View File

@@ -626,7 +626,7 @@ struct OutRewriter : public OpRewritePattern<OutOp> {
// the buffer.
SmallVector<Value, 4> dims;
sizesForTensor(rewriter, dims, loc, srcTp, src);
for (int64_t i = 0; i < rank; i++) {
for (uint64_t i = 0; i < rank; i++) {
rewriter.create<memref::StoreOp>(loc, dims[i], dimSizes,
constantIndex(rewriter, loc, i));
}
@@ -650,7 +650,7 @@ struct OutRewriter : public OpRewritePattern<OutOp> {
// For each element in the source tensor, output the element.
rewriter.create<ForeachOp>(
loc, src, [&](OpBuilder &builder, Location loc, ValueRange args) {
for (int64_t i = 0; i < rank; i++) {
for (uint64_t i = 0; i < rank; i++) {
rewriter.create<memref::StoreOp>(loc, args[i], indices,
constantIndex(builder, loc, i));
}