intel/llvm
1
0
Fork 0
mirror of https://github.com/intel/llvm.git synced 2026-02-06 06:31:50 +08:00
Code Issues Packages Projects Releases Wiki Activity
245,323 Commits 76 Branches 2,133 Tags
c8c9415644fa2cce5b65d8ea005e62ac59a73708
Commit Graph

2 Commits

Author SHA1 Message Date
Hrvoje Varga
14c42eec54 Add additional Hi/Lo registers to Clang MipsTargetInfoBase 
Differential Revision: http://reviews.llvm.org/D17378

llvm-svn: 264727
 2016-03-29 12:46:16 +00:00
Daniel Sanders
48fa39e4a1 [mips] Add support for 'ZC' inline assembly memory constraint. 
Summary: Also add tests for 'R' and 'm'.

Reviewers: atanasyan

Reviewed By: atanasyan

Subscribers: cfe-commits

Differential Revision: http://reviews.llvm.org/D8449

llvm-svn: 233542
 2015-03-30 13:47:23 +00:00