mirror of
https://github.com/intel/llvm.git
synced 2026-01-26 12:26:52 +08:00
07eb9fa43f
This change adds dense and sparse MMA with block scaling intrinsics to MLIR -> NVVM IR -> NVPTX flow. NVVM and NVPTX implementation is based on PTX ISA 9.0.
Multi-Level Intermediate Representation
See https://mlir.llvm.org/ for more information.