Logo
Explore Help
Sign In
intel/llvm
1
0
Fork 0
You've already forked llvm
mirror of https://github.com/intel/llvm.git synced 2026-01-25 10:55:58 +08:00
Code Issues Packages Projects Releases Wiki Activity
Files
0f304ef0170231b860a249f34e07f50686392253
llvm/mlir
History
River Riddle 0f304ef017 [mlir] Add asserts when changing various MLIRContext configurations
This helps to prevent tsan failures when users inadvertantly mutate the
context in a non-safe way.

Differential Revision: https://reviews.llvm.org/D112021
2022-04-15 21:49:03 -07:00
..
benchmark/python
…
cmake/modules
…
docs
[mlir] Split intrinsics out of LLVMOps.td
2022-04-14 13:23:31 +02:00
examples
…
include
[mlir] Add asserts when changing various MLIRContext configurations
2022-04-15 21:49:03 -07:00
lib
[mlir] Add asserts when changing various MLIRContext configurations
2022-04-15 21:49:03 -07:00
python
…
test
[mlir] Add asserts when changing various MLIRContext configurations
2022-04-15 21:49:03 -07:00
tools
Apply clang-tidy fixes for readability-identifier-naming in mlir-parser-fuzzer.cpp (NFC)
2022-04-16 00:44:51 +00:00
unittests
[mlir][ods][NFC] Move enum attribute definitions from OpBase.td to EnumAttr.td
2022-04-15 16:51:14 +00:00
utils
[mlir] Fix a typo to load lsp-mode correctly.
2022-04-14 00:04:40 +00:00
.clang-format
…
.clang-tidy
…
CMakeLists.txt
…
LICENSE.TXT
…
README.md
…

README.md

Multi-Level Intermediate Representation

See https://mlir.llvm.org/ for more information.

Reference in New Issue View Git Blame Copy Permalink
Powered by Gitea Version: 1.25.4 Page: 1857ms Template: 20ms
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API