This website requires JavaScript.
Explore
Help
Sign In
intel
/
llvm
Watch
1
Star
0
Fork
0
You've already forked llvm
mirror of
https://github.com/intel/llvm.git
synced
2026-01-26 03:56:16 +08:00
Code
Issues
Packages
Projects
Releases
Wiki
Activity
Files
51b4a7ef52aa5c1877bb63a23724ac74dd9fc953
llvm
/
mlir
History
Vitaly Buka
68ff493dfc
[NFC] Fixed some D79714 warnings
2021-04-25 12:41:46 -07:00
..
cmake
/modules
Change add_mlir_doc CMake macro to take the tablegen command as last argument to allow extra flags
2021-04-15 02:59:40 +00:00
docs
[mlir][docs] Update
add_mlir_doc
usage
2021-04-23 08:49:55 +00:00
examples
Change add_mlir_doc CMake macro to take the tablegen command as last argument to allow extra flags
2021-04-15 02:59:40 +00:00
include
[NFC] Fixed some D79714 warnings
2021-04-25 12:41:46 -07:00
lib
[mlir] Canonicalize AllocOp's with only store and dealloc uses
2021-04-24 09:51:00 +03:00
test
[mlir] Canonicalize AllocOp's with only store and dealloc uses
2021-04-24 09:51:00 +03:00
tools
[NFC] Fixed some D79714 warnings
2021-04-25 12:41:46 -07:00
unittests
[mlir] Pass AnalysisManager as optional parameter to analysis ctor, so it can request any other analysis as dependency
2021-04-20 19:18:36 +03:00
utils
[mlir] Add a vscode language extension for MLIR
2021-04-21 14:44:37 -07:00
.clang-format
…
.clang-tidy
…
CMakeLists.txt
…
LICENSE.TXT
…
README.md
…
README.md
Multi-Level Intermediate Representation
See
https://mlir.llvm.org/
for more information.
Reference in New Issue
View Git Blame
Copy Permalink