This website requires JavaScript.
Explore
Help
Sign In
intel
/
llvm
Watch
1
Star
0
Fork
0
You've already forked llvm
mirror of
https://github.com/intel/llvm.git
synced
2026-01-22 23:49:22 +08:00
Code
Issues
Packages
Projects
Releases
Wiki
Activity
Files
544f0e9161db951caa7360d540769980f580ce1c
llvm
/
mlir
History
Matthias Springer
544f0e9161
[mlir] Fix build after D155680
2023-07-21 13:33:54 +02:00
..
benchmark
/python
…
cmake
/modules
[mlir][python] Add install target for MLIR Python sources.
2023-07-18 11:05:39 -07:00
docs
[mlir][python] Remove PythonAttr mapping functionality
2023-07-18 12:21:28 -04:00
examples
[mlir][python] Remove PythonAttr mapping functionality
2023-07-18 12:21:28 -04:00
include
[mlir][nvgpu] Add
tma.create.descriptor
to create tensor map descriptor
2023-07-21 11:33:04 +02:00
lib
[mlir] Fix build after D155680
2023-07-21 13:33:54 +02:00
python
[mlir][transform][structured][python] Allow str arg in match_op_names.
2023-07-21 09:36:55 +00:00
test
[mlir][bufferization] Remove cleanup pipeline from bufferization pass
2023-07-21 12:11:25 +02:00
tools
[mlir] Add opt-in default property bytecode read and write implementation
2023-07-21 08:03:26 +02:00
unittests
[MLIR][Presburger] Implement domain and range restriction for PresburgerRelation
2023-07-18 19:12:12 +05:30
utils
…
.clang-format
…
.clang-tidy
…
CMakeLists.txt
…
LICENSE.TXT
…
README.md
…
README.md
Multi-Level Intermediate Representation
See
https://mlir.llvm.org/
for more information.
Reference in New Issue
View Git Blame
Copy Permalink