intel/llvm
1
0
Fork 0
mirror of https://github.com/intel/llvm.git synced 2026-01-20 10:18:14 +08:00
Code Issues Packages Projects Releases Wiki Activity
Files
8a232632c5269bbae736ca58eb760c9e784ee309
llvm/mlir/test/Dialect
History
Matthias Springer 8a232632c5 [mlir][linalg][bufferize] Add FuncOp bufferization pass 
This passes bufferizes FuncOp bodies, but not FuncOp boundaries.

Differential Revision: https://reviews.llvm.org/D114671
2021-12-07 21:44:26 +09:00
..
Affine
[MLIR] Fix affine.for unroll for multi-result upper bound maps
2021-12-04 07:20:26 +05:30
AMX
…
Arithmetic
[mlir] Move memref.[tensor_load|buffer_cast|clone] to "bufferization" dialect.
2021-11-25 11:50:39 +01:00
ArmNeon
…
ArmSVE
…
Async
…
Bufferization
[mlir] Add InlinerInterface to bufferization dialect
2021-12-04 23:45:56 +03:00
Builtin
…
Complex
…
DLTI
…
EmitC
…
GPU
[mlir][gpu] Extend shuffle op modes and add nvvm lowering
2021-11-19 11:14:31 -08:00
Linalg
[mlir][linalg][bufferize] Add FuncOp bufferization pass
2021-12-07 21:44:26 +09:00
LLVMIR
[mlir][gpu] Extend shuffle op modes and add nvvm lowering
2021-11-19 11:14:31 -08:00
Math
…
MemRef
[mlir][tensor] InsertSliceOp verification.
2021-11-30 20:37:06 +00:00
OpenACC
…
OpenMP
[mlir][OpenMP] Add support for SIMD modifier
2021-11-26 14:04:46 +00:00
PDL
Multi-root PDL matching using upward traversals.
2021-11-26 18:11:37 +05:30
PDLInterp
Defines new PDLInterp operations needed for multi-root matching in PDL.
2021-11-26 17:59:22 +05:30
Quant
…
SCF
[mlir][tensor] InsertSliceOp verification.
2021-11-30 20:37:06 +00:00
Shape
[mlir] Move memref.[tensor_load|buffer_cast|clone] to "bufferization" dialect.
2021-11-25 11:50:39 +01:00
SparseTensor
[mlir][sparse] refine simply dynamic sparse tensor outputs
2021-11-30 13:45:58 -08:00
SPIRV
[mlir] Move trait to InferTypeOpInterface
2021-11-21 14:41:12 -08:00
Standard
[mlir][Vector] Add some missing tests for broadcast and splat
2021-12-03 08:52:51 +00:00
Tensor
[mlir][tensor] InsertSliceOp verification.
2021-11-30 20:37:06 +00:00
Tosa
[mlir][tosa] Add tosa.depthwise_conv2d as tosa.mul canonicalization
2021-12-06 17:28:52 -08:00
Vector
[mlir][Vector] Support 0-D vectors in ConstantMaskOp
2021-12-06 08:03:04 +00:00
X86Vector
…
traits.mlir
…