Logo
Explore Help
Sign In
intel/llvm
1
0
Fork 0
You've already forked llvm
mirror of https://github.com/intel/llvm.git synced 2026-01-31 16:29:50 +08:00
Code Issues Packages Projects Releases Wiki Activity
Files
9269aaecffb7050dddbbe5d17ddd9f3ca2e577f0
llvm/mlir/lib
History
Frank Schlimbach 9269aaecff [mlir][mesh] fixes for 0d tensors (#132948)
In some cases 0d tensors have no sharding. This PR provides a few minor
fixes to account for such cases.
2025-03-26 18:13:41 +01:00
..
Analysis
[mlir] Use *Set::insert_range (NFC) (#133043)
2025-03-26 07:47:02 -07:00
AsmParser
…
Bindings/Python
Sub-channel quantized type implementation (#120172)
2025-03-23 07:37:55 -05:00
Bytecode
…
CAPI
Sub-channel quantized type implementation (#120172)
2025-03-23 07:37:55 -05:00
Conversion
[mlir][MemRefToLLVM] Fix crash with unconvertable memory space (#132323)
2025-03-26 16:51:26 +08:00
Debug
…
Dialect
[mlir][mesh] fixes for 0d tensors (#132948)
2025-03-26 18:13:41 +01:00
ExecutionEngine
…
Interfaces
[mlir][tensor] Fix slice canonicalizer for out-of-bounds cases (#132534)
2025-03-24 14:39:37 +01:00
IR
Revert "[mlir] Fix DistinctAttributeUniquer deleting attribute storage when crash reproduction is enabled" (#133000)
2025-03-25 22:40:06 +00:00
Parser
…
Pass
Revert "[mlir] Fix DistinctAttributeUniquer deleting attribute storage when crash reproduction is enabled" (#133000)
2025-03-25 22:40:06 +00:00
Query
…
Reducer
…
Rewrite
…
Support
…
TableGen
…
Target
[MLIR][NVVM] Add support for st.bulk Op (#131727)
2025-03-26 08:30:58 +05:30
Tools
…
Transforms
[mlir] Use *Set::insert_range (NFC) (#133043)
2025-03-26 07:47:02 -07:00
CMakeLists.txt
…
Powered by Gitea Version: 1.25.4 Page: 1212ms Template: 30ms
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API